会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Sealed cell and method of manufacture thereof
    • 密封电池及其制造方法
    • US08936869B2
    • 2015-01-20
    • US13575060
    • 2010-01-29
    • Katsunori SuzukiMikio OgumaSho Matsumoto
    • Katsunori SuzukiMikio OgumaSho Matsumoto
    • H01M2/02H01M2/04H01M2/08
    • H01M2/0413Y10T29/4911
    • A flange 37b of a cap case 37 is provided with protrusions 37c that, before being swaging, project upward from the flange 37b. When the flange 37b is swaged along an upper surface of the cap 3, the protrusion 37c projects along the upper surface of the cap 3 from the flange 37b toward a center of the cap 3. The cap case 37 is welded to the cap 3 by friction stir welding at a welding portion 37d located at a substantially center of the protrusion 37c. The protrusions 37c are formed approximately in a letter-T shape that is symmetric left and right, and width W2 of a connecting portion 37r in a cap circumferential direction is smaller than the maximum width W1. The rigidity of the connecting portion 37r against deformation is reduced by forming a portion with small width W1 at the connecting portion 37r.
    • 盖壳体37的凸缘37b设置有突出部37c,该突起37c在模锻之前从凸缘37b向上突出。 当凸缘37b沿着帽3的上表面锻造时,凸起37c沿凸缘37b朝向帽3的中心沿帽3的上表面突出。盖壳37通过 在位于突起37c的大致中心处的焊接部37d处的摩擦搅拌焊接。 突起37c大致形成为左右对称的字母T形,并且连接部37r的盖周向的宽度W2小于最大宽度W1。 通过在连接部37r处形成宽度W1小的部分,能够减少连接部37r抵抗变形的刚性。
    • 5. 发明申请
    • SEALED CELL AND METHOD OF MANUFACTURE THEREOF
    • 密封电池及其制造方法
    • US20130022862A1
    • 2013-01-24
    • US13575060
    • 2010-01-29
    • Katsunori SuzukiMikio OgumaSho Matsumoto
    • Katsunori SuzukiMikio OgumaSho Matsumoto
    • H01M2/08H01M2/04
    • H01M2/0413Y10T29/4911
    • A flange 37b of a cap case 37 is provided with protrusions 37c that, before being swaging, project upward from the flange 37b. When the flange 37b is swaged along an upper surface of the cap 3, the protrusion 37c projects along the upper surface of the cap 3 from the flange 37b toward a center of the cap 3. The cap case 37 is welded to the cap 3 by friction stir welding at a welding portion 37d located at a substantially center of the protrusion 37c. The protrusions 37c are formed approximately in a letter-T shape that is symmetric left and right, and width W2 of a connecting portion 37r in a cap circumferential direction is smaller than the maximum width W1. The rigidity of the connecting portion 37r against deformation is reduced by forming a portion with small width W1 at the connecting portion 37r.
    • 盖壳体37的凸缘37b设置有突出部37c,该突起37c在模锻之前从凸缘37b向上突出。 当凸缘37b沿着帽3的上表面锻造时,凸起37c沿凸缘37b朝向帽3的中心沿帽3的上表面突出。盖壳37通过 在位于突起37c的大致中心处的焊接部37d处的摩擦搅拌焊接。 突起37c大致形成为左右对称的字母T形,并且连接部37r的盖周向的宽度W2小于最大宽度W1。 通过在连接部37r处形成宽度W1小的部分,能够减少连接部37r抵抗变形的刚性。
    • 8. 发明授权
    • Design system of integrated circuit and its design method and program
    • 集成电路设计系统及其设计方法和程序
    • US06871329B2
    • 2005-03-22
    • US10098551
    • 2002-03-18
    • Sho Matsumoto
    • Sho Matsumoto
    • G06F17/50H01L21/82
    • G06F17/5045
    • A circuit modification portion modifies circuit information of an integrated circuit depending on a result of a timing test at a timing test portion to presume delay information at a delay presumption portion by modeling the circuit relating to its modified circuit information. Thereafter updating the circuit information and delay information of the integrated circuit at an information update portion to re-test the timing. This allows to carry out a timing analysis/test of the modified circuit without designing layout with the modified circuit information, which is required in a conventional design method. As a result, the number of designing the layout in the integrated circuit design is reduced to shorten time required for the layout design, which allows to shorten time required for the layout design process (layout design, timing analysis/test, and timing adjustment).
    • 电路修改部分根据定时测试部分的定时测试的结果修改集成电路的电路信息,以通过对与其修改的电路信息相关的电路进行建模来设定延迟推定部分的延迟信息。 之后在信息更新部分更新集成电路的电路信息和延迟信息,以重新测试定时。 这允许对经修改的电路进行定时分析/测试,而不需要使用常规设计方法所需的修改的电路信息来设计布局。 因此,减少了集成电路设计中布局的设计数量,缩短了布局设计所需的时间,从而缩短布局设计过程所需的时间(布局设计,时序分析/测试和时序调整) 。