会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • APPARATUS AND METHOD FOR REAL-TIME CAMERA TRACKING
    • 用于实时摄像机跟踪的装置和方法
    • US20100158352A1
    • 2010-06-24
    • US12489970
    • 2009-06-23
    • Jung-Jae YUJae-Hean KimHye-mi KimIl-Kwon Jeong
    • Jung-Jae YUJae-Hean KimHye-mi KimIl-Kwon Jeong
    • G06K9/00H04N5/225
    • H04N5/2224G06T7/246G06T7/277G06T2207/10016
    • A camera tracking apparatus for calculating in real time feature information and camera motion information based on an input image includes a global camera tracking unit for computing a global feature map having feature information on entire feature points; a local camera tracking unit for computing in real time a local feature map having feature information on a part of the entire feature points; a global feature map update unit for receiving the computed feature information from the global and local camera tracking units to update the global feature map; and a local feature selection unit for receiving the updated feature information from the global feature map update unit to select in real time the feature points contained in the local feature map. The local camera tracking unit computes the local feature map for each frame, while the global camera tracking unit computes the global feature map over frames.
    • 一种用于基于输入图像计算实时特征信息和相机运动信息的相机跟踪装置,包括用于计算具有关于整个特征点的特征信息的全局特征图的全局相机跟踪单元; 本地相机跟踪单元,用于实时地计算具有关于整个特征点的一部分的特征信息的局部特征图; 全局特征图更新单元,用于从全局和本地相机跟踪单元接收计算出的特征信息以更新全局特征图; 以及本地特征选择单元,用于从全局特征图更新单元接收更新的特征信息,以实时选择包含在本地特征图中的特征点。 本地摄像机跟踪单元计算每个帧的局部特征图,而全局摄像机跟踪单元通过帧计算全局特征图。
    • 3. 发明授权
    • Apparatus and method for real-time camera tracking
    • 用于实时摄像机跟踪的装置和方法
    • US08265337B2
    • 2012-09-11
    • US12489970
    • 2009-06-23
    • Jung-Jae YuJae-Hean KimHye-mi KimIl-Kwon Jeong
    • Jung-Jae YuJae-Hean KimHye-mi KimIl-Kwon Jeong
    • G06K9/00
    • H04N5/2224G06T7/246G06T7/277G06T2207/10016
    • A camera tracking apparatus for calculating in real time feature information and camera motion information based on an input image includes a global camera tracking unit for computing a global feature map having feature information on entire feature points; a local camera tracking unit for computing in real time a local feature map having feature information on a part of the entire feature points; a global feature map update unit for receiving the computed feature information from the global and local camera tracking units to update the global feature map; and a local feature selection unit for receiving the updated feature information from the global feature map update unit to select in real time the feature points contained in the local feature map. The local camera tracking unit computes the local feature map for each frame, while the global camera tracking unit computes the global feature map over frames.
    • 一种用于基于输入图像计算实时特征信息和相机运动信息的相机跟踪装置,包括用于计算具有关于整个特征点的特征信息的全局特征图的全局相机跟踪单元; 本地相机跟踪单元,用于实时地计算具有关于整个特征点的一部分的特征信息的局部特征图; 全局特征图更新单元,用于从全局和本地相机跟踪单元接收计算出的特征信息以更新全局特征图; 以及本地特征选择单元,用于从全局特征图更新单元接收更新的特征信息,以实时选择包含在本地特征图中的特征点。 本地摄像机跟踪单元计算每个帧的局部特征图,而全局摄像机跟踪单元通过帧计算全局特征图。
    • 5. 发明申请
    • APPARATUS AND METHOD FOR CALIBRATING IMAGES BETWEEN CAMERAS
    • 用于校准摄像机之间的图像的装置和方法
    • US20100245593A1
    • 2010-09-30
    • US12549650
    • 2009-08-28
    • Jong Sung KimHye-mi KimJae-Hean Kim
    • Jong Sung KimHye-mi KimJae-Hean Kim
    • H04N17/00G06K9/00
    • H04N5/222G06T7/80H04N5/2224
    • An apparatus for calibrating images between cameras, includes: a detector for detecting dynamic markers from images taken by a motion capture camera and a video camera; a 3D position recovery unit for recovering 3D position data of the dynamic markers obtained by the motion capture camera; a 2D position tracking unit for tracking 2D position data of the dynamic markers obtained by the video camera; a matching unit for matching the 3D position data and the 2D position data of the dynamic markers; and a calibrating unit for converting the 3D position of the dynamic markers on a spatial coordinate system into image coordinates on an image coordinate system of the video camera to calculate intrinsic parameters and extrinsic parameters of the video camera to minimize a difference between coordinates of the 2D position data and the image coordinates.
    • 一种用于在相机之间校准图像的装置,包括:用于从运动捕捉相机和摄像机拍摄的图像中检测动态标记的检测器; 3D位置恢复单元,用于恢复由运动捕捉相机获得的动态标记的3D位置数据; 2D位置跟踪单元,用于跟踪由摄像机获得的动态标记的2D位置数据; 匹配单元,用于匹配动态标记的3D位置数据和2D位置数据; 以及用于将空间坐标系上的动态标记的3D位置转换为摄像机的图像坐标系上的图像坐标的校准单元,以计算摄像机的固有参数和外在参数,以最小化2D的坐标之间的差异 位置数据和图像坐标。
    • 6. 发明授权
    • Apparatus and method for calibrating images between cameras
    • 相机之间校准图像的装置和方法
    • US08405717B2
    • 2013-03-26
    • US12549650
    • 2009-08-28
    • Jong Sung KimHye-mi KimJae-Hean Kim
    • Jong Sung KimHye-mi KimJae-Hean Kim
    • H04N7/18
    • H04N5/222G06T7/80H04N5/2224
    • An apparatus for calibrating images between cameras, includes: a detector for detecting dynamic markers from images taken by a motion capture camera and a video camera; a 3D position recovery unit for recovering 3D position data of the dynamic markers obtained by the motion capture camera; a 2D position tracking unit for tracking 2D position data of the dynamic markers obtained by the video camera; a matching unit for matching the 3D position data and the 2D position data of the dynamic markers; and a calibrating unit for converting the 3D position of the dynamic markers on a spatial coordinate system into image coordinates on an image coordinate system of the video camera to calculate intrinsic parameters and extrinsic parameters of the video camera to minimize a difference between coordinates of the 2D position data and the image coordinates.
    • 一种用于在相机之间校准图像的装置,包括:用于从运动捕捉相机和摄像机拍摄的图像中检测动态标记的检测器; 3D位置恢复单元,用于恢复由运动捕捉相机获得的动态标记的3D位置数据; 2D位置跟踪单元,用于跟踪由摄像机获得的动态标记的2D位置数据; 匹配单元,用于匹配动态标记的3D位置数据和2D位置数据; 以及用于将空间坐标系上的动态标记的3D位置转换成摄像机的图像坐标系上的图像坐标的校准单元,以计算摄像机的固有参数和外在参数,以最小化2D的坐标之间的差异 位置数据和图像坐标。
    • 7. 发明授权
    • Semiconductor device and method of fabricating the same
    • 半导体装置及其制造方法
    • US07803676B2
    • 2010-09-28
    • US12414172
    • 2009-03-30
    • Jong-ho ParkChang-Ki JeonHyi-Jeong ParkHye-mi Kim
    • Jong-ho ParkChang-Ki JeonHyi-Jeong ParkHye-mi Kim
    • H01L21/8238H01L21/331H01L21/8222
    • H01L21/8249H01L21/823412H01L21/823418H01L21/823807H01L21/823814H01L27/0623H01L27/0922H01L29/0653H01L29/41766H01L29/456H01L29/66719H01L29/66727H01L29/7809H01L29/7812
    • Provided are a semiconductor device and a method of fabricating the semiconductor device. The semiconductor device using a DMOS device includes: a semiconductor substrate, in which a first conductive type well is formed; a first conductive type gate electrode formed on the semiconductor substrate with a gate insulating layer intervening between the gate electrode and the semiconductor substrate; a second conductive type body electrode formed on the semiconductor substrate and separated from the gate electrode; a first conductive type drain electrode formed on the semiconductor substrate and separated from the gate electrode and the body electrode; a second conductive type first body region formed in the well under the body electrode; a second conductive type second body region extending from the first body region to the gate insulating layer and formed in the well; a first conductive type source region formed in the second body region and extending from the first body region to the gate insulating layer; and a first conductive type source electrode extending from the source region to surround the gate electrode on the semiconductor substrate with an insulating layer intervening between the source electrode and gate electrode.
    • 提供半导体器件和制造半导体器件的方法。 使用DMOS器件的半导体器件包括:形成第一导电型阱的半导体衬底; 形成在所述半导体衬底上的第一导电型栅极电极,所述栅极绝缘层介于所述栅电极和所述半导体衬底之间; 形成在所述半导体基板上并与所述栅电极分离的第二导电型体电极; 形成在所述半导体基板上并与所述栅电极和所述主体电极分离的第一导电型漏电极; 形成在所述体电极下方的所述阱内的第二导电型第一体区域; 第二导电类型的第二主体区域,其从所述第一主体区域延伸到所述栅极绝缘层并形成在所述阱中; 形成在所述第二主体区域中并从所述第一主体区域延伸到所述栅极绝缘层的第一导电型源极区域; 以及第一导电型源电极,其从所述源极区域延伸,以在所述半导体衬底上围绕所述栅极电极,所述绝缘层介于所述源电极和栅电极之间。
    • 8. 发明申请
    • SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
    • 半导体器件及其制造方法
    • US20100320537A1
    • 2010-12-23
    • US12870913
    • 2010-08-30
    • Jong-ho ParkChang-ki JeonHyi-Jeong ParkHye-mi Kim
    • Jong-ho ParkChang-ki JeonHyi-Jeong ParkHye-mi Kim
    • H01L27/06H01L29/78
    • H01L21/8249H01L21/823412H01L21/823418H01L21/823807H01L21/823814H01L27/0623H01L27/0922H01L29/0653H01L29/41766H01L29/456H01L29/66719H01L29/66727H01L29/7809H01L29/7812
    • Provided are a semiconductor device and a method of fabricating the semiconductor device. The semiconductor device using a DMOS device includes: a semiconductor substrate, in which a first conductive type well is formed; a first conductive type gate electrode formed on the semiconductor substrate with a gate insulating layer intervening between the gate electrode and the semiconductor substrate; a second conductive type body electrode formed on the semiconductor substrate and separated from the gate electrode; a first conductive type drain electrode formed on the semiconductor substrate and separated from the gate electrode and the body electrode; a second conductive type first body region formed in the well under the body electrode; a second conductive type second body region extending from the first body region to the gate insulating layer and formed in the well; a first conductive type source region formed in the second body region and extending from the first body region to the gate insulating layer; and a first conductive type source electrode extending from the source region to surround the gate electrode on the semiconductor substrate with an insulating layer intervening between the source electrode and gate electrode.
    • 提供半导体器件和制造半导体器件的方法。 使用DMOS器件的半导体器件包括:形成第一导电型阱的半导体衬底; 形成在所述半导体衬底上的第一导电型栅极电极,所述栅极绝缘层介于所述栅电极和所述半导体衬底之间; 形成在所述半导体基板上并与所述栅电极分离的第二导电型体电极; 形成在所述半导体基板上并与所述栅电极和所述主体电极分离的第一导电型漏电极; 形成在所述体电极下方的所述阱内的第二导电型第一体区域; 第二导电类型的第二主体区域,其从所述第一主体区域延伸到所述栅极绝缘层并形成在所述阱中; 形成在所述第二主体区域中并从所述第一主体区域延伸到所述栅极绝缘层的第一导电型源极区域; 以及第一导电型源电极,其从所述源极区域延伸,以在所述半导体衬底上围绕所述栅极电极,所述绝缘层介于所述源电极和栅电极之间。
    • 9. 发明申请
    • SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
    • 半导体器件及其制造方法
    • US20090250753A1
    • 2009-10-08
    • US12414172
    • 2009-03-30
    • Jong-ho ParkChang-Ki JeonHyi-Jeong ParkHye-mi Kim
    • Jong-ho ParkChang-Ki JeonHyi-Jeong ParkHye-mi Kim
    • H01L29/78H01L27/06H01L21/336H01L21/8249
    • H01L21/8249H01L21/823412H01L21/823418H01L21/823807H01L21/823814H01L27/0623H01L27/0922H01L29/0653H01L29/41766H01L29/456H01L29/66719H01L29/66727H01L29/7809H01L29/7812
    • Provided are a semiconductor device and a method of fabricating the semiconductor device. The semiconductor device using a DMOS device includes: a semiconductor substrate, in which a first conductive type well is formed; a first conductive type gate electrode formed on the semiconductor substrate with a gate insulating layer intervening between the gate electrode and the semiconductor substrate; a second conductive type body electrode formed on the semiconductor substrate and separated from the gate electrode; a first conductive type drain electrode formed on the semiconductor substrate and separated from the gate electrode and the body electrode; a second conductive type first body region formed in the well under the body electrode; a second conductive type second body region extending from the first body region to the gate insulating layer and formed in the well; a first conductive type source region formed in the second body region and extending from the first body region to the gate insulating layer; and a first conductive type source electrode extending from the source region to surround the gate electrode on the semiconductor substrate with an insulating layer intervening between the source electrode and gate electrode.
    • 提供半导体器件和制造半导体器件的方法。 使用DMOS器件的半导体器件包括:形成第一导电型阱的半导体衬底; 形成在所述半导体衬底上的第一导电型栅极电极,所述栅极绝缘层介于所述栅电极和所述半导体衬底之间; 形成在所述半导体基板上并与所述栅电极分离的第二导电型体电极; 形成在所述半导体基板上并与所述栅电极和所述主体电极分离的第一导电型漏电极; 形成在所述体电极下方的所述阱内的第二导电型第一体区域; 第二导电类型的第二主体区域,其从所述第一主体区域延伸到所述栅极绝缘层并形成在所述阱中; 形成在所述第二主体区域中并从所述第一主体区域延伸到所述栅极绝缘层的第一导电型源极区域; 以及第一导电型源电极,其从所述源极区域延伸,以在所述半导体衬底上围绕所述栅极电极,所述绝缘层介于所述源电极和栅电极之间。
    • 10. 发明授权
    • Semiconductor device and method of fabricating the same
    • 半导体装置及其制造方法
    • US08330218B2
    • 2012-12-11
    • US12870913
    • 2010-08-30
    • Jong-ho ParkHyi-Jeong ParkHye-mi KimChang-Ki Jeon
    • Jong-ho ParkHyi-Jeong ParkHye-mi KimChang-Ki Jeon
    • H01L29/76H01L29/94H01L31/062H01L31/113H01L31/119
    • H01L21/8249H01L21/823412H01L21/823418H01L21/823807H01L21/823814H01L27/0623H01L27/0922H01L29/0653H01L29/41766H01L29/456H01L29/66719H01L29/66727H01L29/7809H01L29/7812
    • Provided are a semiconductor device and a method of fabricating the semiconductor device. The semiconductor device using a DMOS device includes: a semiconductor substrate, in which a first conductive type well is formed; a first conductive type gate electrode formed on the semiconductor substrate with a gate insulating layer intervening between the gate electrode and the semiconductor substrate; a second conductive type body electrode formed on the semiconductor substrate and separated from the gate electrode; a first conductive type drain electrode formed on the semiconductor substrate and separated from the gate electrode and the body electrode; a second conductive type first body region formed in the well under the body electrode; a second conductive type second body region extending from the first body region to the gate insulating layer and formed in the well; a first conductive type source region formed in the second body region and extending from the first body region to the gate insulating layer; and a first conductive type source electrode extending from the source region to surround the gate electrode on the semiconductor substrate with an insulating layer intervening between the source electrode and gate electrode.
    • 提供半导体器件和制造半导体器件的方法。 使用DMOS器件的半导体器件包括:形成第一导电型阱的半导体衬底; 形成在所述半导体衬底上的第一导电型栅极电极,所述栅极绝缘层介于所述栅电极和所述半导体衬底之间; 形成在所述半导体基板上并与所述栅电极分离的第二导电型体电极; 形成在所述半导体基板上并与所述栅电极和所述主体电极分离的第一导电型漏电极; 形成在所述体电极下方的所述阱内的第二导电型第一体区域; 第二导电类型的第二主体区域,其从所述第一主体区域延伸到所述栅极绝缘层并形成在所述阱中; 形成在所述第二主体区域中并从所述第一主体区域延伸到所述栅极绝缘层的第一导电型源极区域; 以及第一导电型源电极,其从所述源极区域延伸,以在所述半导体衬底上围绕所述栅极电极,所述绝缘层介于所述源电极和栅电极之间。