专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07342579B2 Thin film transistor array plate, liquid crystal display panel and method of preventing electrostatic discharge 有权
标题翻译：薄膜晶体管阵列板，液晶显示面板及防止静电放电的方法
公开(公告)号：US07342579B2
公开(公告)日：2008-03-11
申请号：US10711879
申请日：2004-10-11
申请人： Jui-Yuan Chou , Chih-Lung Yu , Chien-Kuo Ho
发明人： Jui-Yuan Chou , Chih-Lung Yu , Chien-Kuo Ho
IPC分类号： G09G5/00
CPC分类号： G02F1/136204 , Y10S345/904
摘要： A thin film transistor array plate, a liquid crystal display panel and a method of preventing electrostatic discharge thereof are provided. The thin film transistor array comprises a substrate, pixel structures, switching devices, lead lines and electrostatic discharge (ESD) protecting circuits. The substrate has a display region and a peripheral circuit region. The pixel structures are disposed within the display region and the switching devices are disposed within the peripheral circuit region. The lead lines are disposed on the substrate to electrically connect the pixel structures and the switching devices. The ESD protecting circuits are disposed within the peripheral circuit region such that each ESD protecting circuit is electrically connected to the corresponding switching devices. The ESD protecting circuits prevent electrostatic discharge, simplify the circuit layout and improve production efficiency of the plate and the panel.
摘要翻译：提供薄膜晶体管阵列板，液晶显示面板及其防静电方法。薄膜晶体管阵列包括衬底，像素结构，开关器件，引线和静电放电（ESD）保护电路。衬底具有显示区域和外围电路区域。像素结构设置在显示区域内，并且开关器件设置在外围电路区域内。引线设置在基板上以电连接像素结构和开关器件。 ESD保护电路设置在外围电路区域内，使得每个ESD保护电路电连接到相应的开关装置。 ESD保护电路防止静电放电，简化电路布局，提高板和面板的生产效率。

2. 发明申请

US20060077162A1 THIN FILM TRANSISTOR ARRAY PLATE, LIQUID CRYSTAL DISPLAY PANEL AND METHOD OF PREVENTING ELECTROSTATIC DISCHARGE 有权
标题翻译：薄膜晶体管阵列，液晶显示面板及防止静电放电的方法
公开(公告)号：US20060077162A1
公开(公告)日：2006-04-13
申请号：US10711879
申请日：2004-10-11
申请人： Jui-Yuan Chou , Chih-Lung Yu , Chien-Kuo Ho
发明人： Jui-Yuan Chou , Chih-Lung Yu , Chien-Kuo Ho
IPC分类号： G09G3/36
CPC分类号： G02F1/136204 , Y10S345/904
摘要： A thin film transistor array plate, a liquid crystal display panel and a method of preventing electrostatic discharge thereof are provided. The thin film transistor array comprises a substrate, pixel structures, switching devices, lead lines and electrostatic discharge (ESD) protecting circuits. The substrate has a display region and a peripheral circuit region. The pixel structures are disposed within the display region and the switching devices are disposed within the peripheral circuit region. The lead lines are disposed on the substrate to electrically connect the pixel structures and the switching devices. The ESD protecting circuits are disposed within the peripheral circuit region such that each ESD protecting circuit is electrically connected to the corresponding switching devices. The ESD protecting circuits prevent electrostatic discharge, simplify the circuit layout and improve production efficiency of the plate and the panel.
摘要翻译：提供薄膜晶体管阵列板，液晶显示面板及其防静电方法。薄膜晶体管阵列包括衬底，像素结构，开关器件，引线和静电放电（ESD）保护电路。衬底具有显示区域和外围电路区域。像素结构设置在显示区域内，并且开关器件设置在外围电路区域内。引线设置在基板上以电连接像素结构和开关器件。 ESD保护电路设置在外围电路区域内，使得每个ESD保护电路电连接到相应的开关装置。 ESD保护电路防止静电放电，简化电路布局，提高板和面板的生产效率。

3. 发明申请

US20060028232A1 Testing method for LCD panels 有权
标题翻译： LCD面板测试方法
公开(公告)号：US20060028232A1
公开(公告)日：2006-02-09
申请号：US11195676
申请日：2005-08-03
申请人： Chih-Lung Yu , Chia-Yu Fan
发明人： Chih-Lung Yu , Chia-Yu Fan
IPC分类号： G01R31/00
CPC分类号： G02F1/133351 , G02F2001/136254
摘要： The present invention provides a testing method for LCD panels. First, a plurality of panels are formed on a substrate. Each panel has first conducting lines and second conducting lines, which are perpendicular to each other. The first conducting lines and the second conducting lines of adjacent panels are electrically connected, respectively. Finally, all panels on the substrate are simultaneously tested by a testing circuit.
摘要翻译：本发明提供了一种LCD面板的测试方法。首先，在基板上形成多个面板。每个面板具有彼此垂直的第一导线和第二导线。相邻面板的第一导线和第二导线分别电连接。最后，通过测试电路同时测试衬底上的所有面板。

4. 发明授权

US07274352B2 Combining detection circuit for a display panel 有权
标题翻译：组合显示面板的检测电路
公开(公告)号：US07274352B2
公开(公告)日：2007-09-25
申请号：US10778539
申请日：2004-02-17
申请人： Chih-Lung Yu
发明人： Chih-Lung Yu
IPC分类号： G09G3/36 , G01R31/08 , G01R31/00
CPC分类号： G09G3/006 , G09G3/3648
摘要： The present invention relates to a combining detection circuit for a flat panel display, which applies a combination circuit to detect the layout of a liquid crystal display thin film transistor array (LCD TFT array) manufacturing process. This method uses a plurality of switches and connection wires for directing in a short-ring layout and a shorting-bar layout so that when designing the layout, the panel manufacturer will not be limited to the detection facility. Therefore, the detection for any layout facility can be amply applied and the switches are used for freely switching the various detection methods so as to increase the yield and decrease the cost.
摘要翻译：本发明涉及一种用于平板显示器的组合检测电路，其应用组合电路来检测液晶显示薄膜晶体管阵列（LCD TFT阵列）制造工艺的布局。该方法使用多个开关和连接线来引导短环布局和短路布局，使得在设计布局时，面板制造商将不限于检测设备。因此，可以适当地应用任何布局设施的检测，并且开关用于自由切换各种检测方法，从而提高产量并降低成本。

5. 发明授权

US07170311B2 Testing method for LCD panels 有权
标题翻译： LCD面板测试方法
公开(公告)号：US07170311B2
公开(公告)日：2007-01-30
申请号：US11195676
申请日：2005-08-03
申请人： Chih-Lung Yu , Chia-Yu Fan
发明人： Chih-Lung Yu , Chia-Yu Fan
IPC分类号： G01R31/26 , G01R31/28 , G01R31/02
CPC分类号： G02F1/133351 , G02F2001/136254
摘要： The present invention provides a testing method for LCD panels. First, a plurality of panels are formed on a substrate. Each panel has first conducting lines and second conducting lines, which are perpendicular to each other. The first conducting lines and the second conducting lines of adjacent panels are electrically connected, respectively. Finally, all panels on the substrate are simultaneously tested by a testing circuit.
摘要翻译：本发明提供了一种LCD面板的测试方法。首先，在基板上形成多个面板。每个面板具有彼此垂直的第一导线和第二导线。相邻面板的第一导线和第二导线分别电连接。最后，通过测试电路同时测试衬底上的所有面板。

6. 发明申请

US20050046439A1 Combining detection circuit for a display panel 有权
标题翻译：组合显示面板的检测电路
公开(公告)号：US20050046439A1
公开(公告)日：2005-03-03
申请号：US10778539
申请日：2004-02-17
申请人： Chih-Lung Yu
发明人： Chih-Lung Yu
IPC分类号： G02F1/133 , G01R31/00 , G11C7/02
CPC分类号： G09G3/006 , G09G3/3648
摘要： The present invention relates to a combining detection circuit for a flat panel display, which applies a combination circuit to detect the layout of a liquid crystal display thin film transistor array (LCD TFT array) manufacturing process. This method uses a plurality of switches and connection wires for directing in a short-ring layout and a shorting-bar layout so that when designing the layout, the panel manufacturer will not be limited to the detection facility. Therefore, the detection for any layout facility can be amply applied and the switches are used for freely switching the various detection methods so as to increase the yield and decrease the cost.
摘要翻译：本发明涉及一种用于平板显示器的组合检测电路，其应用组合电路来检测液晶显示薄膜晶体管阵列（LCD TFT阵列）制造工艺的布局。该方法使用多个开关和连接线来引导短环布局和短路布局，使得在设计布局时，面板制造商将不限于检测设备。因此，可以适当地应用任何布局设施的检测，并且开关用于自由切换各种检测方法，从而提高产量并降低成本。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式