专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07773616B2 System and method for communicating on a richly connected multi-processor computer system using a pool of buffers for dynamic association with a virtual channel 失效
标题翻译：用于在富连接的多处理器计算机系统上使用用于与虚拟通道动态关联的缓冲池的通信的系统和方法
公开(公告)号：US07773616B2
公开(公告)日：2010-08-10
申请号：US11594405
申请日：2006-11-08
申请人： Matthew H. Reilly , Nitin Godiwala , Judson S. Leonard
发明人： Matthew H. Reilly , Nitin Godiwala , Judson S. Leonard
IPC分类号： H04L12/28 , H04L12/56
CPC分类号： H04L49/9047 , H04L45/10 , H04L49/90
摘要： Systems and methods for communicating on a richly-connected multiprocessor computer system using a pool of buffers for dynamic association with a virtual channel. Packets are communicated in a multiprocessor computer system having a large plurality of processing nodes interconnected by a defined interconnection topology, in which a communication from a source processing node to a target processing node may pass through one or more intermediate nodes en route to the target processing node. A set of virtual channels is associated for each link in the interconnection topology. A first subset of buffers is dedicated for fixed correspondence to virtual channel identifiers, and a second subset of buffers is dedicated for dynamic allocation and assignment to virtual channels.
摘要翻译：用于在富连接的多处理器计算机系统上进行通信的系统和方法，该缓冲区用于与虚拟通道动态关联。分组在具有通过定义的互连拓扑互联的大量多个处理节点的多处理器计算机系统中通信，其中从源处理节点到目标处理节点的通信可以通过到目标处理的一个或多个中间节点节点。一组虚拟通道与互连拓扑中的每个链路相关联。缓冲器的第一子集专用于对虚拟信道标识符的固定对应，并且第二子缓存器专用于动态分配和分配给虚拟信道。

2. 发明申请

US20080107106A1 System and method for preventing deadlock in richly-connected multi-processor computer system using dynamic assignment of virtual channels 失效
标题翻译：使用虚拟通道的动态分配来防止富连接多处理器计算机系统中的死锁的系统和方法
公开(公告)号：US20080107106A1
公开(公告)日：2008-05-08
申请号：US11594426
申请日：2006-11-08
申请人： Judson S. Leonard , Matthew H. Reilly , Nitin Godiwala
发明人： Judson S. Leonard , Matthew H. Reilly , Nitin Godiwala
IPC分类号： H04L12/56
CPC分类号： G06F15/17381 , H04L47/10 , H04L47/11
摘要： Systems and methods for preventing deadlock in richly-connected multiprocessor computer system using dynamic assignment of virtual channels. Deadlock is prevented in a multiprocessor computer system having a large plurality of processing nodes interconnected by a defined interconnection topology. Each link in the interconnection topology is associated with a set of virtual channels. Each virtual channel has corresponding communication buffers to store communication data and each virtual channel has an associated virtual channel identifier. Each communication between a source processing node and a target processing node is assigned an initial virtual channel to convey the communication from the source processing node. At an intermediate processing node, a different virtual channel is assigned to convey the communication toward the target processing node, in accordance with pre-defined rules to avoid a cycle of dependency of communication buffer resources.
摘要翻译：使用虚拟通道的动态分配来防止富连接多处理器计算机系统中的死锁的系统和方法。在具有通过定义的互连拓扑互连的大量多个处理节点的多处理器计算机系统中，阻止了死锁。互连拓扑中的每个链路与一组虚拟通道相关联。每个虚拟通道具有对应的通信缓冲器以存储通信数据，并且每个虚拟通道具有相关联的虚拟通道标识符。为源处理节点和目标处理节点之间的每个通信被分配初始虚拟通道以传送来自源处理节点的通信。在中间处理节点处，分配不同的虚拟信道以根据预定义的规则向目标处理节点传送通信，以避免通信缓冲器资源的依赖循环。

3. 发明授权

US07773618B2 System and method for preventing deadlock in richly-connected multi-processor computer system using dynamic assignment of virtual channels 失效
标题翻译：使用虚拟通道的动态分配来防止富连接多处理器计算机系统中的死锁的系统和方法
公开(公告)号：US07773618B2
公开(公告)日：2010-08-10
申请号：US11594426
申请日：2006-11-08
申请人： Judson S. Leonard , Matthew H. Reilly , Nitin Godiwala
发明人： Judson S. Leonard , Matthew H. Reilly , Nitin Godiwala
IPC分类号： H04L12/28 , H04L12/56
CPC分类号： G06F15/17381 , H04L47/10 , H04L47/11
摘要： Systems and methods for preventing deadlock in richly-connected multiprocessor computer system using dynamic assignment of virtual channels. Deadlock is prevented in a multiprocessor computer system having a large plurality of processing nodes interconnected by a defined interconnection topology. Each link in the interconnection topology is associated with a set of virtual channels. Each virtual channel has corresponding communication buffers to store communication data and each virtual channel has an associated virtual channel identifier. Each communication between a source processing node and a target processing node is assigned an initial virtual channel to convey the communication from the source processing node. At an intermediate processing node, a different virtual channel is assigned to convey the communication toward the target processing node, in accordance with pre-defined rules to avoid a cycle of dependency of communication buffer resources.
摘要翻译：使用虚拟通道的动态分配来防止富连接多处理器计算机系统中的死锁的系统和方法。在具有通过定义的互连拓扑互连的大量多个处理节点的多处理器计算机系统中，阻止了死锁。互连拓扑中的每个链路与一组虚拟通道相关联。每个虚拟通道具有对应的通信缓冲器以存储通信数据，并且每个虚拟通道具有相关联的虚拟通道标识符。为源处理节点和目标处理节点之间的每个通信被分配初始虚拟通道以传送来自源处理节点的通信。在中间处理节点处，分配不同的虚拟信道以根据预定义的规则向目标处理节点传送通信，以避免通信缓冲器资源的依赖循环。

4. 发明授权

US07773617B2 System and method for arbitration for virtual channels to prevent livelock in a richly-connected multi-processor computer system 失效
标题翻译：用于虚拟通道仲裁的系统和方法，以防止富连接的多处理器计算机系统中的活动锁定
公开(公告)号：US07773617B2
公开(公告)日：2010-08-10
申请号：US11594420
申请日：2006-11-08
申请人： Nitin Godiwala , Judson S. Leonard , Matthew H. Reilly
发明人： Nitin Godiwala , Judson S. Leonard , Matthew H. Reilly
IPC分类号： H04L12/28 , H04L12/56
CPC分类号： G06F13/1652
摘要： Systems and methods for arbitrating for virtual channels to prevent livelock in richly-connected multiprocessor computer system. Livelock is prevented in a multiprocessor computer system, in which each of a large plurality processing node has input links and egress links. A virtual channel is assigned to convey the communication. Communication data from the plurality of input links is buffered in cross point buffers. A subset of the cross point buffers bids for, and arbitrates, use of the same one egress link. The virtual channel of the selected communication is identified. It is determined whether any of the other communications bidding for use of the egress link are associated with the identified virtual channel and if so whether any communication has been waiting longer than the selected communication. If so, allowing that communication to use the egress link before the selected communication does.
摘要翻译：用于虚拟通道仲裁的系统和方法，以防止富连接多处理器计算机系统中的活动锁定。在多处理器计算机系统中防止了Livelock，其中大的多个处理节点中的每一个具有输入链路和出口链路。分配虚拟通道来传达通信。来自多个输入链路的通信数据被缓冲在交叉点缓冲器中。交叉点缓冲区的一个子集为同一个出口链路的出价和仲裁使用。识别所选通信的虚拟通道。是否确定使用出口链路的任何其他通信招标是否与所识别的虚拟通道相关联，并且是否任何通信是否等待比选择的通信更长时间。如果是这样，允许该通信在所选择的通信之前使用出口链路。

5. 发明申请

US20080109586A1 System and method for arbitration for virtual channels to prevent livelock in a richly-connected multi-processor computer system 失效
标题翻译：用于虚拟通道仲裁的系统和方法，以防止富连接的多处理器计算机系统中的活动锁定
公开(公告)号：US20080109586A1
公开(公告)日：2008-05-08
申请号：US11594420
申请日：2006-11-08
申请人： Nitin Godiwala , Judson S. Leonard , Matthew H. Reilly
发明人： Nitin Godiwala , Judson S. Leonard , Matthew H. Reilly
IPC分类号： G06F13/14
CPC分类号： G06F13/1652
摘要： Systems and methods for arbitrating for virtual channels to prevent livelock in richly-connected multiprocessor computer system. Livelock is prevented in a multiprocessor computer system, in which each of a large plurality processing node has input links and egress links. A virtual channel is assigned to convey the communication. Communication data from the plurality of input links is buffered in cross point buffers. A subset of the cross point buffers bids for, and arbitrates, use of the same one egress link. The virtual channel of the selected communication is identified. It is determined whether any of the other communications bidding for use of the egress link are associated with the identified virtual channel and if so whether any communication has been waiting longer than the selected communication. If so, allowing that communication to use the egress link before the selected communication does.
摘要翻译：用于虚拟通道仲裁的系统和方法，以防止富连接多处理器计算机系统中的活动锁定。在多处理器计算机系统中防止了Livelock，其中大的多个处理节点中的每一个具有输入链路和出口链路。分配虚拟通道来传达通信。来自多个输入链路的通信数据被缓冲在交叉点缓冲器中。交叉点缓冲区的一个子集为同一个出口链路的出价和仲裁使用。识别所选通信的虚拟通道。是否确定使用出口链路的任何其他通信招标是否与所识别的虚拟通道相关联，并且是否任何通信是否等待比选择的通信更长时间。如果是这样，允许该通信在所选择的通信之前使用出口链路。

6. 发明申请

US20080107116A1 Large scale multi-processor system with a link-level interconnect providing in-order packet delivery 审中-公开
标题翻译：具有链路级互连的大规模多处理器系统提供按顺序分组传送
公开(公告)号：US20080107116A1
公开(公告)日：2008-05-08
申请号：US11594421
申请日：2006-11-08
申请人： Nitin Godiwala , Judson S. Leonard , Matthew H. Reilly , Lawrence C. Stewart
发明人： Nitin Godiwala , Judson S. Leonard , Matthew H. Reilly , Lawrence C. Stewart
IPC分类号： H04L12/56
CPC分类号： H04L47/10 , H04L1/00 , H04L1/1806 , H04L47/34 , H04L2001/0097
摘要： A large-scale multiprocessor system with a link-level interconnect that provides in-order packet delivery. The method comprises transmitting, over a link in the defined interconnection topology, a sequence of packets in a defined order from a first node to a second node. The second node is an intermediate node in a route between the first and third node. At the first node, the transmitted packets are stored in a buffer. In response to an error in reception, the first node retrieves packets from the buffer and re-transmits them to the second node, beginning with the packet subsequent to the last packet in the sequence correctly received by the second node and continuing through the remainder of the sequence of packets.
摘要翻译：具有链路级互连的大规模多处理器系统，其提供按顺序的分组传送。该方法包括通过所定义的互连拓扑中的链路，以从第一节点到第二节点的定义的顺序来传输分组序列。第二节点是第一和第三节点之间的路由中的中间节点。在第一个节点，传输的数据包被存储在一个缓冲器中。响应于接收中的错误，第一节点从缓冲器检索分组并将其重新发送到第二节点，从在第二节点正确接收的序列中的最后一个分组之后的分组开始，并继续通过第二节点的剩余部分数据包的顺序。

7. 发明申请

US20080107105A1 System and method for communicating on a richly connected multi-processor computer system using a pool of buffers for dynamic association with a virtual channel 失效
标题翻译：用于在富连接的多处理器计算机系统上使用用于与虚拟通道动态关联的缓冲池的通信的系统和方法
公开(公告)号：US20080107105A1
公开(公告)日：2008-05-08
申请号：US11594405
申请日：2006-11-08
申请人： Matthew H. Reilly , Nitin Godiwala , Judson S. Leonard
发明人： Matthew H. Reilly , Nitin Godiwala , Judson S. Leonard
IPC分类号： H04L12/56
CPC分类号： H04L49/9047 , H04L45/10 , H04L49/90
摘要： Systems and methods for communicating on a richly-connected multiprocessor computer system using a pool of buffers for dynamic association with a virtual channel. Packets are communicated in a multiprocessor computer system having a large plurality of processing nodes interconnected by a defined interconnection topology, in which a communication from a source processing node to a target processing node may pass through one or more intermediate nodes en route to the target processing node. A set of virtual channels is associated for each link in the interconnection topology. A first subset of buffers is dedicated for fixed correspondence to virtual channel identifiers, and a second subset of buffers is dedicated for dynamic allocation and assignment to virtual channels.
摘要翻译：用于在富连接的多处理器计算机系统上进行通信的系统和方法，该缓冲区用于与虚拟通道动态关联。分组在具有通过定义的互连拓扑互联的大量多个处理节点的多处理器计算机系统中通信，其中从源处理节点到目标处理节点的通信可以通过到目标处理的一个或多个中间节点节点。一组虚拟通道与互连拓扑中的每个链路相关联。缓冲器的第一子集专用于对虚拟信道标识符的固定对应，并且第二子缓存器专用于动态分配和分配给虚拟信道。

8. 发明申请

US20080109672A1 Large scale computing system with multi-lane mesochronous data transfers among computer nodes 审中-公开
标题翻译：在计算机节点之间具有多通道同步数据传输的大规模计算系统
公开(公告)号：US20080109672A1
公开(公告)日：2008-05-08
申请号：US11594441
申请日：2006-11-08
申请人： Nitin Godiwala , Matthew H. Reilly
发明人： Nitin Godiwala , Matthew H. Reilly
IPC分类号： G06F1/12
CPC分类号： H04L7/0012 , H04J3/0658 , H04J3/0697
摘要： Large scale computing systems with multi-lane mesochronous data transfers among computer nodes. A large scale computing system includes a large plurality of computing nodes interconnected in a predefined topology. Each computing node is controlled by a corresponding clock signal, and the each clock signal has a mesochronous relationship to the clock signals on the other computing nodes. Each connection between nodes is a multi-lane connection, and each lane carries a serial stream of data that is mesochronously related to the other lanes. Each data lane is characterized relative to the other data lanes between the first and second node to determine relative delay in transmission between the first and second nodes. The transmission delays are equalized so that each data lane provides data for processing in the second clock domain in substantial synchronism with the other lanes.
摘要翻译：在计算机节点之间具有多通道同步数据传输的大规模计算系统。大规模计算系统包括以预定拓扑互连的大量多个计算节点。每个计算节点由对应的时钟信号控制，并且每个时钟信号与其他计算节点上的时钟信号具有中间同步关系。节点之间的每个连接都是多通道连接，每个通道都携带与其他通道中间相关的串行数据流。每个数据通道相对于第一和第二节点之间的其他数据通道进行表征，以确定第一和第二节点之间的传输中的相对延迟。传输延迟被均衡，使得每个数据通道提供用于在第二时钟域中与其他通道基本同步的处理的数据。

9. 发明授权

US07689856B2 Mesochronous clock system and method to minimize latency and buffer requirements for data transfer in a large multi-processor computing system 失效
标题翻译：用于在大型多处理器计算系统中最小化数据传输的延迟和缓冲器要求的中间时钟系统和方法
公开(公告)号：US07689856B2
公开(公告)日：2010-03-30
申请号：US11594442
申请日：2006-11-08
申请人： Nitin Godiwala
发明人： Nitin Godiwala
IPC分类号： G06F1/00 , G06F1/04 , G06F1/12
CPC分类号： H04L7/0012
摘要： A mesochronous clock system and method to minimize latency and buffer requirements for data transfer in a large multiprocessor computing system. A stream of data is transferred from a first clock domain with a first clock signal to a second clock domain with a second clock signal. The first and second clock signals have a mesochronous relationship. The first clock signal is sampled in the second clock domain. In response to the sampling of the first clock signal, a modified version of the first clock signal is formed having a known phase relationship to the second clock signal. A parallel form of the received data is formed under the control of modified version of the first clock signal. In response to the sampling of the first clock signal, a subset of contiguous bits of the parallel data is selected for use in the second clock domain.
摘要翻译：一种用于在大型多处理器计算系统中最小化数据传输的延迟和缓冲器要求的中间时钟系统和方法。数据流从具有第一时钟信号的第一时钟域传送到具有第二时钟信号的第二时钟域。第一和第二时钟信号具有中间同步关系。第一个时钟信号在第二个时钟域采样。响应于第一时钟信号的采样，形成具有与第二时钟信号的已知相位关系的第一时钟信号的修改版本。在第一时钟信号的修改版本的控制下形成接收数据的并行形式。响应于第一时钟信号的采样，选择并行数据的连续位的子集用于第二时钟域。

10. 发明申请

US20080109671A1 Mesochronous clock system and method to minimize latency and buffer requirements for data transfer in a large multi-processor computing system 失效
标题翻译：中间时钟系统和方法，以最大限度地减少大型多处理器计算系统中数据传输的延迟和缓冲区要求
公开(公告)号：US20080109671A1
公开(公告)日：2008-05-08
申请号：US11594442
申请日：2006-11-08
申请人： Nitin Godiwala
发明人： Nitin Godiwala
IPC分类号： G06F1/12
CPC分类号： H04L7/0012
摘要： A mesochronous clock system and method to minimize latency and buffer requirements for data transfer in a large multiprocessor computing system. A stream of data is transferred from a first clock domain with a first clock signal to a second clock domain with a second clock signal. The first and second clock signals have a mesochronous relationship. The first clock signal is sampled in the second clock domain. In response to the sampling of the first clock signal, a modified version of the first clock signal is formed having a known phase relationship to the second clock signal. A parallel form of the received data is formed under the control of modified version of the first clock signal. In response to the sampling of the first clock signal, a subset of contiguous bits of the parallel data is selected for use in the second clock domain.
摘要翻译：一种用于在大型多处理器计算系统中最小化数据传输的延迟和缓冲器要求的中间时钟系统和方法。数据流从具有第一时钟信号的第一时钟域传送到具有第二时钟信号的第二时钟域。第一和第二时钟信号具有中间同步关系。第一个时钟信号在第二个时钟域采样。响应于第一时钟信号的采样，形成具有与第二时钟信号的已知相位关系的第一时钟信号的修改版本。在第一时钟信号的修改版本的控制下形成接收数据的并行形式。响应于第一时钟信号的采样，选择并行数据的连续位的子集用于第二时钟域。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式