专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06924759B2 Multi-channel integrated circuit comprising a plurality of DACs, and a method for monitoring the output of the DACs 有权
标题翻译：包括多个DAC的多通道集成电路以及用于监视DAC的输出的方法
公开(公告)号：US06924759B2
公开(公告)日：2005-08-02
申请号：US10731334
申请日：2003-12-09
申请人： John Wynne , Donal P. Geraghty , Albert C. O'Grady
发明人： John Wynne , Donal P. Geraghty , Albert C. O'Grady
IPC分类号： H03M1/10 , H03M1/66
CPC分类号： H03M1/108 , H03M1/1019 , H03M1/662
摘要： A multi-channel circuit (1) comprising a plurality of on-chip channels (CH1 to CH4), each of which comprises a DAC (3) for converting digital data into analogue output signals independently of each other under the control of an interface and control logic circuit (11). The analogue output signals from the DACs (3) are outputted on output terminals (7) of the respective channels (CH1 to CH4). The digital input data and control and address signals for controlling the conversion of the digital data in the DACs (3) are inputted to the interface and control logic circuit (11) through an I/O port (10). DAC registers (9) are provided in the respective channels (CH1 to CH4) for storing the digital words to be converted in the corresponding DACs (3). Analogue input terminals (20) are provided for receiving analogue input signals (20), for example, analogue signals from external systems which may be controlled by the output signals from the DACs (3). A multiplexer (15) is operable under the control of the interface and control logic circuit (11) for selectively and sequentially applying the analogue output signals from the DACs (3) and the analogue input signals from the analogue input terminals (20) to a monitoring output terminal (16) for facilitating independent monitoring of the analogue output signals from the DACs (3), and the analogue inputs on the analogue input terminals (20).
摘要翻译：一种多通道电路（1），包括多个片上通道（CH 1至CH 4），每个通道电路（1）包括一个DAC（3），用于将数字数据独立于数字数据转换为模拟输出信号，接口和控制逻辑电路（11）。来自DAC（3）的模拟输出信号被输出到各个通道（CH 1至CH 4）的输出端子（7）。用于控制DAC（3）中的数字数据的转换的数字输入数据和控制和地址信号通过I / O端口（10）输入到接口和控制逻辑电路（11）。 DAC寄存器（9）被提供在各个通道（CH 1至CH 4）中，用于存储要在其中DAC（3）中要转换的数字字。模拟输入端子（20）用于接收模拟输入信号（20），例如来自外部系统的模拟信号，可由DAC（3）的输出信号控制。多路复用器（15）可在接口和控制逻辑电路（11）的控制下操作，用于选择性地并且顺序地将来自DAC（3）的模拟输出信号和来自模拟输入端子（20）的模拟输入信号施加到监视输出端子（16），用于促进对来自DAC（3）的模拟输出信号的独立监控以及模拟输入端子（20）上的模拟输入。

2. 发明授权

US06885329B2 Signal generation using DAC having selectively switched registers storing output values 有权
标题翻译：使用DAC的信号产生具有选择性地切换寄存器来存储输出值
公开(公告)号：US06885329B2
公开(公告)日：2005-04-26
申请号：US10866309
申请日：2004-06-10
申请人： Donal P. Geraghty , Albert C. O'Grady , Tudor M. Vinereanu
发明人： Donal P. Geraghty , Albert C. O'Grady , Tudor M. Vinereanu
IPC分类号： G06F1/025 , G06F1/03 , H03K4/02 , H03M1/66
CPC分类号： G06F1/025 , G06F1/0321 , H03K4/026
摘要： A signal generator (1) for generating a square waveform analog voltage output signal comprises an on-chip DAC (12) which outputs the analog voltage signal on an output terminal (5). On-chip first and second programmable registers (9,10) store first and second digital words which correspond to the maximum and minimum voltage values of the analog output signal. An on-chip switch circuit (15) selectively and alternately switches the first and second registers (9,10) to an on-chip DAC register (17) from which the respective first and second digital words are loaded into the DAC (12) in response to a load DAC signal generated by a control circuit (14). The load DAC signal is generated in response to an externally generated LDAC signal in the form of a clock signal which is applied to an LDAC terminal (22). A flip-flop (19) in response to the load DAC signal outputs a control signal on a control line (25) for alternately switching the first and second registers (9,10) to the DAC register (17). The frequency of the analog output signal is determined by the frequency of the LDAC signal, and is half the frequency of the LDAC signal.
摘要翻译：用于产生方波模拟电压输出信号的信号发生器（1）包括在输出端（5）上输出模拟电压信号的片上DAC（12）。片上第一和第二可编程寄存器（9,10）存储对应于模拟输出信号的最大和最小电压值的第一和第二数字字。片上开关电路（15）选择性地并交替地将第一和第二寄存器（9,10）切换到片上DAC寄存器（17），相应的第一和第二数字字从该寄存器加载到DAC（12）中，响应于由控制电路（14）产生的负载DAC信号。响应于施加到LDAC端子（22）的时钟信号形式的外部产生的LDAC信号产生负载DAC信号。响应于负载DAC信号的触发器（19）在控制线（25）上输出用于交替地将第一和第二寄存器（9,10）切换到DAC寄存器（17）的控制信号。模拟输出信号的频率由LDAC信号的频率决定，为LDAC信号频率的一半。

3. 发明授权

US07555394B2 Measuring circuit and a method for determining a characteristic of the impedance of a complex impedance element for facilitating characterization of the impedance thereof 有权
标题翻译：测量电路和用于确定复阻抗元件的阻抗的特性以便于表征其阻抗的方法
公开(公告)号：US07555394B2
公开(公告)日：2009-06-30
申请号：US11492606
申请日：2006-07-24
申请人： James F. Caffrey , Colm F. Slattery , Albert C. O'Grady , Colin Gerard Lyden , Donal P. Geraghty , Sean Smith
发明人： James F. Caffrey , Colm F. Slattery , Albert C. O'Grady , Colin Gerard Lyden , Donal P. Geraghty , Sean Smith
IPC分类号： G01R25/00 , G01R27/28
CPC分类号： G01R27/02
摘要： A single chip integrated circuit measuring circuit (1) for determining a characteristic of the impedance of an external complex impedance circuit (2) for facilitating characterization of the impedance of the complex impedance circuit (2) comprises a signal generating circuit (7) for generating a variable frequency stimulus signal for applying to the complex impedance circuit (2). A first receiving circuit (10) receives a response signal from the complex impedance circuit (2) in response to the stimulus signal and conditions the response signal. A first analog-to-digital converter (68) converts the conditioned response signal to a first digital output signal, which is read from the first analog-to-digital converter (68) through a first digital output port (14). The response signal from the complex impedance circuit (2) is a current signal, and a current to voltage converter circuit (64) converts the response signal to a voltage signal. A first RMS to DC level converting circuit (70) converts the AC voltage of the response signal to a DC voltage level, and a fourth multiplexer (67) selectively applies the voltage response signal or the DC voltage level signal to the first analog-to-digital converter (68), depending on whether it is desired that the first digital output signal should be indicative of the phase shift or amplitude change in the response signal relative to the stimulus signal. A second receiving circuit (20) receives the stimulus signal, and similarly converts the stimulus signal to a second digital output signal for facilitating comparison of the response signal with the stimulus signal.
摘要翻译：一种单芯片集成电路测量电路（1），用于确定外部复阻抗电路（2）的阻抗特性，以便于表征复阻抗电路（2）的阻抗，其特征在于包括一个信号发生电路（7）用于施加到复阻抗电路（2）的可变频率刺激信号。第一接收电路（10）响应于激励信号接收来自复阻抗电路（2）的响应信号并且对响应信号进行调节。第一模数转换器（68）将经调节的响应信号转换成通过第一数字输出端口（14）从第一模数转换器（68）读取的第一数字输出信号。来自复阻抗电路（2）的响应信号是电流信号，并且电流 - 电压转换器电路（64）将响应信号转换为电压信号。第一RMS至DC电平转换电路（70）将响应信号的AC电压转换为DC电压电平，第四多路复用器（67）选择性地将电压响应信号或DC电压电平信号施加到第一模数转换器数字转换器（68），这取决于第一数字输出信号是否应当指示响应信号相对于激励信号的相移或幅度变化。第二接收电路（20）接收刺激信号，并且类似地将激励信号转换为第二数字输出信号，以便于响应信号与刺激信号的比较。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式