专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07275246B1 Executing programs for a first computer architecture on a computer of a second architecture 有权
标题翻译：在第二架构的计算机上执行第一台计算机体系结构的程序
公开(公告)号：US07275246B1
公开(公告)日：2007-09-25
申请号：US09239194
申请日：1999-01-28
申请人： John S. Yates, Jr. , Sandeep Nijhawan , Matthew F. Storch , Dale R. Jurich
发明人： John S. Yates, Jr. , Sandeep Nijhawan , Matthew F. Storch , Dale R. Jurich
IPC分类号： G06F9/46 , G06F9/455
CPC分类号： G06F9/45554 , G06F9/45541 , G06F9/45558 , G06F2009/45583
摘要： Executing programs coded in an instruction set of a first computer on a computer of a second, different architecture. An operating system maintains an association between each one of a set of concurrent threads and a set of computer resources of the thread's context. Without modifying a pre-existing operating system of the computer, an entry exception is establishing to be raised on each entry to the operating system at a specified entry point or on a specified condition. The entry exception has an associated entry handler programmed to save a context of an interrupted thread and modify the thread context before delivering the modified context to the operating system. A resumption exception is established to be raised on each resumption from the operating system complementary to one of the specified entries. The resumption exception has an associated exit handler programmed to restore the context saved by a corresponding execution of the entry handler. The entry exception, exit exception, entry handler, and exit handler are cooperatively designed to maintain an association between a one of the threads and an extended context of the thread through a context change induced by the operating system, the extended context including resources of the computer associated with the thread beyond those resources whose association with the thread is maintained by the operating system.
摘要翻译：在第二不同架构的计算机上执行以第一计算机的指令集编码的程序。操作系统维护一组并发线程中的每一个与线程上下文的一组计算机资源之间的关联。在不修改计算机的预先存在的操作系统的情况下，将在指定的入口点或指定条件下建立要在操作系统的每个条目上提出的入口异常。条目异常具有相关联的条目处理程序，其被编程为在将修改的上下文传送到操作系统之前，保存中断的线程的上下文并修改线程上下文。在操作系统的每次恢复之后建立恢复异常，补充指定条目之一。恢复异常具有相关联的退出处理程序，其被编程为恢复由相应执行的条目处理程序保存的上下文。入口异常，退出异常，条目处理程序和退出处理程序被协调地设计为通过由操作系统引发的上下文变化来维护线程中的一个线程和线程的扩展上下文之间的关联，扩展的上下文包括与线程相关联的计算机超出与该线程的关联的那些资源由操作系统维护。

2. 发明授权

US08127121B2 Apparatus for executing programs for a first computer architechture on a computer of a second architechture 有权
标题翻译：用于在第二建筑物的计算机上执行用于第一计算机建筑物的程序的装置
公开(公告)号：US08127121B2
公开(公告)日：2012-02-28
申请号：US11904007
申请日：2007-09-25
申请人： John S. Yates, Jr. , Matthew F. Storch , Sandeep Nijhawan , Dale R. Jurich , Korbin S. Van Dyke
发明人： John S. Yates, Jr. , Matthew F. Storch , Sandeep Nijhawan , Dale R. Jurich , Korbin S. Van Dyke
IPC分类号： G06F7/38 , G06F9/00 , G06F9/44 , G06F15/00
CPC分类号： G06F9/45554 , G06F9/30174 , G06F9/30189 , G06F9/3861
摘要： Executing programs coded in an instruction set of a first computer on a computer of a second, different architecture. An operating system maintains an association between each one of a set of concurrent threads and a set of computer resources of the thread's context. Without modifying a pre-existing operating system of the computer, an entry exception is establishing to be raised on each entry to the operating system at a specified entry point or on a specified condition. The entry exception has an associated entry handler programmed to save a context of an interrupted thread and modify the thread context before delivering the modified context to the operating system. A resumption exception is established to be raised on each resumption from the operating system complementary to one of the specified entries. The resumption exception has an associated exit handler programmed to restore the context saved by a corresponding execution of the entry handler. The entry exception, exit exception, entry handler, and exit handler are cooperatively designed to maintain an association between a one of the threads and an extended context of the thread through a context change induced by the operating system, the extended context including resources of the computer associated with the thread beyond those resources whose association with the thread is maintained by the operating system.
摘要翻译：在第二不同架构的计算机上执行以第一计算机的指令集编码的程序。操作系统维护一组并发线程中的每一个与线程上下文的一组计算机资源之间的关联。在不修改计算机的预先存在的操作系统的情况下，将在指定的入口点或指定条件下建立要在操作系统的每个条目上提出的入口异常。条目异常具有相关联的条目处理程序，其被编程为在将修改的上下文传送到操作系统之前，保存中断的线程的上下文并修改线程上下文。在操作系统的每次恢复之后建立恢复异常，补充指定条目之一。恢复异常具有相关联的退出处理程序，其被编程为恢复由相应执行的条目处理程序保存的上下文。入口异常，退出异常，条目处理程序和退出处理程序被协调地设计为通过由操作系统引发的上下文变化来维护线程中的一个线程和线程的扩展上下文之间的关联，扩展的上下文包括与线程相关联的计算机超出与该线程的关联的那些资源由操作系统维护。

3. 发明申请

US20120144167A1 APPARATUS FOR EXECUTING PROGRAMS FOR A FIRST COMPUTER ARCHITECTURE ON A COMPUTER OF A SECOND ARCHITECTURE 有权
标题翻译：执行第二个架构计算机上第一个计算机体系结构的程序的设备
公开(公告)号：US20120144167A1
公开(公告)日：2012-06-07
申请号：US13371766
申请日：2012-02-13
申请人： John S. Yates, JR. , Matthew F. Storch , Sandeep Nijhawan , Dale R. Jurich , Korbin S. Van Dyke
发明人： John S. Yates, JR. , Matthew F. Storch , Sandeep Nijhawan , Dale R. Jurich , Korbin S. Van Dyke
IPC分类号： G06F9/30 , G06F9/38
CPC分类号： G06F9/45554 , G06F9/30174 , G06F9/30189 , G06F9/3861
摘要： A multi-instruction set architecture (ISA) computer system includes a computer program, a first processor, a second processor, a profiler, and a translator. The computer program includes instructions of a first ISA, the first ISA having a first complexity. The first processor is configured to execute instructions of the first ISA. The second processor is configured to execute instructions of a second ISA, the second ISA being different than the first ISA and having a second complexity, wherein the second complexity is less than the first complexity. The profiler is configured to select a block of the computer program for translation to instructions of the second ISA, wherein the block includes one or more instructions of the first ISA. The translator is configured to translate the block of the first ISA into instructions of the second ISA for execution by the second processor.
摘要翻译：多指令集架构（ISA）计算机系统包括计算机程序，第一处理器，第二处理器，轮廓仪和翻译器。计算机程序包括第一ISA的指令，第一ISA具有第一复杂度。第一处理器被配置为执行第一ISA的指令。第二处理器被配置为执行第二ISA的指令，第二ISA不同于第一ISA并且具有第二复杂度，其中第二复杂度小于第一复杂度。分析器被配置为选择用于转换为第二ISA的指令的计算机程序的块，其中该块包括第一ISA的一个或多个指令。翻译器被配置为将第一ISA的块转换为第二ISA的指令以供第二处理器执行。

4. 发明授权

US07065633B1 System for delivering exception raised in first architecture to operating system coded in second architecture in dual architecture CPU 有权
标题翻译：用于将第一架构中提出的异常提交给在双架构CPU中的第二架构中编码的操作系统的系统
公开(公告)号：US07065633B1
公开(公告)日：2006-06-20
申请号：US09626325
申请日：2000-07-26
申请人： John S. Yates, Jr. , Matthew F. Storch , Sandeep Nijhawan , Dale R. Jurich , Korbin S. Van Dyke
发明人： John S. Yates, Jr. , Matthew F. Storch , Sandeep Nijhawan , Dale R. Jurich , Korbin S. Van Dyke
IPC分类号： G06F9/00
CPC分类号： G06F9/3822 , G06F9/30123 , G06F9/30167 , G06F9/30174 , G06F9/30189 , G06F9/30196
摘要： A computer concurrently executes a first operating system coded in a RISC instruction set and a second operating system coded in a CISC instruction set. When an exception is raised while executing a program coded in the RISC instruction set, an execution thread may be initiated under the CISC operating system. The exception may be delivered to the initiated thread for handling by the CISC operating system.
摘要翻译：计算机同时执行以RISC指令集编码的第一操作系统和以CISC指令集编码的第二操作系统。当执行在RISC指令集中编码的程序发生异常时，可以在CISC操作系统下启动执行线程。该异常可能被传送到由CISC操作系统处理的发起的线程。

5. 发明授权

US08788792B2 Apparatus for executing programs for a first computer architecture on a computer of a second architecture 有权
标题翻译：一种用于在第二架构的计算机上执行用于第一计算机体系结构的程序的装置
公开(公告)号：US08788792B2
公开(公告)日：2014-07-22
申请号：US13371766
申请日：2012-02-13
申请人： John S. Yates, Jr. , Matthew F. Storch , Sandeep Nijhawan , Dale R. Jurich , Korbin S. Van Dyke
发明人： John S. Yates, Jr. , Matthew F. Storch , Sandeep Nijhawan , Dale R. Jurich , Korbin S. Van Dyke
IPC分类号： G06F9/30 , G06F9/40 , G06F15/00
CPC分类号： G06F9/45554 , G06F9/30174 , G06F9/30189 , G06F9/3861
摘要： A multi-instruction set architecture (ISA) computer system includes a computer program, a first processor, a second processor, a profiler, and a translator. The computer program includes instructions of a first ISA, the first ISA having a first complexity. The first processor is configured to execute instructions of the first ISA. The second processor is configured to execute instructions of a second ISA, the second ISA being different than the first ISA and having a second complexity, wherein the second complexity is less than the first complexity. The profiler is configured to select a block of the computer program for translation to instructions of the second ISA, wherein the block includes one or more instructions of the first ISA. The translator is configured to translate the block of the first ISA into instructions of the second ISA for execution by the second processor.
摘要翻译：多指令集架构（ISA）计算机系统包括计算机程序，第一处理器，第二处理器，轮廓仪和翻译器。计算机程序包括第一ISA的指令，第一ISA具有第一复杂度。第一处理器被配置为执行第一ISA的指令。第二处理器被配置为执行第二ISA的指令，第二ISA不同于第一ISA并且具有第二复杂度，其中第二复杂度小于第一复杂度。分析器被配置为选择用于转换为第二ISA的指令的计算机程序的块，其中该块包括第一ISA的一个或多个指令。翻译器被配置为将第一ISA的块转换为第二ISA的指令以供第二处理器执行。

6. 发明申请

US20080216073A1 Apparatus for executing programs for a first computer architechture on a computer of a second architechture 有权
标题翻译：用于在第二建筑物的计算机上执行用于第一计算机建筑物的程序的装置
公开(公告)号：US20080216073A1
公开(公告)日：2008-09-04
申请号：US11904007
申请日：2007-09-25
申请人： John S. Yates , Matthew F. Storch , Sandeep Nijhawan , Dale R. Jurich , Korbin S. Van Dyke
发明人： John S. Yates , Matthew F. Storch , Sandeep Nijhawan , Dale R. Jurich , Korbin S. Van Dyke
IPC分类号： G06F9/46
CPC分类号： G06F9/45554 , G06F9/30174 , G06F9/30189 , G06F9/3861
摘要： Executing programs coded in an instruction set of a first computer on a computer of a second, different architecture. An operating system maintains an association between each one of a set of concurrent threads and a set of computer resources of the thread's context. Without modifying a pre-existing operating system of the computer, an entry exception is establishing to be raised on each entry to the operating system at a specified entry point or on a specified condition. The entry exception has an associated entry handler programmed to save a context of an interrupted thread and modify the thread context before delivering the modified context to the operating system. A resumption exception is established to be raised on each resumption from the operating system complementary to one of the specified entries. The resumption exception has an associated exit handler programmed to restore the context saved by a corresponding execution of the entry handler. The entry exception, exit exception, entry handler, and exit handler are cooperatively designed to maintain an association between a one of the threads and an extended context of the thread through a context change induced by the operating system, the extended context including resources of the computer associated with the thread beyond those resources whose association with the thread is maintained by the operating system.
摘要翻译：在第二不同架构的计算机上执行以第一计算机的指令集编码的程序。操作系统维护一组并发线程中的每一个与线程上下文的一组计算机资源之间的关联。在不修改计算机的预先存在的操作系统的情况下，将在指定的入口点或指定条件下建立要在操作系统的每个条目上提出的入口异常。条目异常具有相关联的条目处理程序，其被编程为在将修改的上下文传送到操作系统之前，保存中断的线程的上下文并修改线程上下文。在操作系统的每次恢复之后建立恢复异常，补充指定条目之一。恢复异常具有相关联的退出处理程序，其被编程为恢复由相应执行的条目处理程序保存的上下文。入口异常，退出异常，条目处理程序和退出处理程序被协调地设计为通过由操作系统引发的上下文变化来维护线程中的一个线程和线程的扩展上下文之间的关联，扩展的上下文包括与线程相关联的计算机超出与该线程的关联的那些资源由操作系统维护。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式