专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4319300A Surge arrester assembly 失效
标题翻译：避雷器组件
公开(公告)号：US4319300A
公开(公告)日：1982-03-09
申请号：US93236
申请日：1979-11-13
申请人： John Napiorkowski , Raymond D. Jones , Toshitaka Fukushima , Kazumi Koyama , Kouji Ueno , Tamio Miyamura , Yuichi Kawabata
发明人： John Napiorkowski , Raymond D. Jones , Toshitaka Fukushima , Kazumi Koyama , Kouji Ueno , Tamio Miyamura , Yuichi Kawabata
IPC分类号： H01T1/14 , H01T4/06 , H02H9/06 , G11C7/00 , G11C17/00
CPC分类号： H01T1/14 , H01T4/06
摘要： A screw-in station protector assembly includes a carrier housing containing a shorting cage which is biased by a compression to urge the cage and gas tube arrester assembly outwardly. The gas tube assembly contained within the cage includes a two electrode gas tube. The gas tube is within a jacket which forms a sealed external back-up air gap protector. The screw-in-assembly is particularly adapted for retro-fitting/replacement of carbon block arresters without modification.
摘要翻译：旋入式站保护器组件包括载体壳体，其包含通过压缩偏压以将壳体和气体管避雷器组件向外推动的短路笼。包含在保持架内的气体管组件包括两个电极气体管。气管位于外套内，形成密封的外部备用气隙保护器。螺旋组件特别适用于不改变碳复合避雷器的装配/更换。

2. 发明授权

US4424582A Semiconductor memory device 失效
标题翻译：半导体存储器件
公开(公告)号：US4424582A
公开(公告)日：1984-01-03
申请号：US141931
申请日：1980-04-21
申请人： Toshitaka Fukushima , Kazumi Koyama , Kouji Ueno , Tamio Miyamura , Yuichi Kawabata
发明人： Toshitaka Fukushima , Kazumi Koyama , Kouji Ueno , Tamio Miyamura , Yuichi Kawabata
IPC分类号： G11C17/00 , G11C17/06 , G11C17/08 , G11C17/14 , G11C17/18 , G11C7/00
CPC分类号： G11C17/18 , G11C17/08
摘要： A semiconductor memory device which writes information by rendering particular memory cells conductive or non-conductive, wherein, when a selected memory cell is to be read out, a power supply voltage is applied to the collector of a transistor which feeds a base current to a final stage transistor of a decoder circuit which is connected to word lines, and when information is to be written in, a voltage higher than the power supply voltage is applied to the same collector.
摘要翻译：一种半导体存储器件，其通过使特定的存储器单元导电或不导电地写信息，其中当要读出所选存储单元时，将电源电压施加到晶体管的集电极，晶体管馈送基极电流至连接到字线的解码器电路的最后级晶体管，并且当要写入信息时，将高于电源电压的电压施加到同一个集电极。

3. 发明授权

US4347584A Programmable read-only memory device 失效
标题翻译：可编程只读存储器件
公开(公告)号：US4347584A
公开(公告)日：1982-08-31
申请号：US141934
申请日：1980-04-21
申请人： Toshitaka Fukushima , Kazumi Koyama , Kouji Ueno , Yuichi Kawabata , Tamio Miyamura
发明人： Toshitaka Fukushima , Kazumi Koyama , Kouji Ueno , Yuichi Kawabata , Tamio Miyamura
IPC分类号： G11C11/41 , G11C11/413 , G11C17/16 , G11C17/18 , G11C7/00
CPC分类号： G11C17/18 , G11C17/16
摘要： A PROM device having the improved bit address decoders composed of a plurality of AND gates, each of the AND gates comprising PNP type transistors, to each base of which is applied an address signal from the bit address inverters. Each collector of these transistors is connected to ground, and each emitter is connected to the output terminal of the bit address decoder.
摘要翻译：具有由多个与门构成的改进位地址解码器的PROM装置，其每个基极由位地址反相器施加地址信号，每个AND门包括PNP型晶体管。这些晶体管的每个集电极连接到地，并且每个发射极连接到位地址解码器的输出端。

4. 发明授权

US4319341A Programming circuit for permanently storing data in a programmable read only memory 失效
标题翻译：用于将数据永久存储在可编程只读存储器中的编程电路
公开(公告)号：US4319341A
公开(公告)日：1982-03-09
申请号：US141933
申请日：1980-04-21
申请人： Toshitaka Fukushima , Kazumi Koyama , Kouji Ueno , Tamio Miyamura , Yuichi Kawabata
发明人： Toshitaka Fukushima , Kazumi Koyama , Kouji Ueno , Tamio Miyamura , Yuichi Kawabata
IPC分类号： G11C17/00 , G11C17/06 , G11C17/08 , G11C17/14 , G11C17/18 , G11C7/00
CPC分类号： G11C17/18 , G11C17/08
摘要： A program circuit for permanently storing data into a programmable read only memory. A programming current (received from an external source) is connected to the selected bit line through a Darlington pair which is controlled by the bit decoding circuitry. Thus, the bit decoding circuitry is not required to pass the large programming current, and the programming current is not significantly shunted away from the selected bit line. To facilitate use of the Darlington configuration, a constant current source is provided for each bit line within a set of bit lines. The program circuit includes at least one switching means for connecting the program current to a selected bit line, a bit decoder connected to the control inputs of the switching means for selecting a bit line in response to the addressing signals input to the bit decoder and a control current supplying means for supplying a control current to the control inputs of the switching means.
摘要翻译：一种用于将数据永久存储到可编程只读存储器中的程序电路。编程电流（从外部源接收）通过由位解码电路控制的达林顿对连接到所选择的位线。因此，位解码电路不需要传递大的编程电流，并且编程电流没有被显着地分流离开所选择的位线。为了方便使用达林顿配置，为一组位线内的每个位线提供恒流源。程序电路包括用于将编程电流连接到所选位线的至少一个开关装置，连接到开关装置的控制输入的位解码器，用于响应于输入到位解码器的寻址信号选择位线，以及用于向控制输入端提供控制电流的控制电流供给装置。

5. 发明授权

US4498022A Tristate output buffer with high-impedance state responsive to increase in power supply voltage 失效
标题翻译：三态输出缓冲器具有高阻抗状态，响应于电源电压的增加
公开(公告)号：US4498022A
公开(公告)日：1985-02-05
申请号：US329925
申请日：1981-12-11
申请人： Kazumi Koyama , Toshitaka Fukushima , Yuichi Kawabata
发明人： Kazumi Koyama , Toshitaka Fukushima , Yuichi Kawabata
IPC分类号： G11C17/00 , G11C7/00 , G11C7/10 , G11C17/08 , H03K19/0175 , H03K3/013 , H03K19/088 , H03K19/092
CPC分类号： G11C7/1057 , G11C17/08 , G11C7/00 , G11C7/1051
摘要： An output buffer circuit capable of three-output states of high and low levels and a high impedance. The output buffer circuit includes a detector circuit for detecting that a power source voltage for the buffer circuit is particularly high and for turning the output of the buffer circuit to the high impedance state when the high voltage is detected.
摘要翻译：输出缓冲电路，具有高电平和低电平的三输出状态和高阻抗。输出缓冲电路包括检测电路，用于检测缓冲电路的电源电压特别高，并且当检测到高电压时，缓冲电路的输出转为高阻抗状态。

6. 发明授权

US09122892B2 Protection device, protection software, and protection method for controlling external device 有权
标题翻译：保护装置，保护软件和外部设备控制保护方法
公开(公告)号：US09122892B2
公开(公告)日：2015-09-01
申请号：US13473978
申请日：2012-05-17
申请人： Yuichi Kawabata
发明人： Yuichi Kawabata
IPC分类号： G06F7/04 , G06F21/71 , G06F21/62 , G06F21/30
CPC分类号： G06F21/71 , G06F21/30 , G06F21/62 , G06F2221/2105
摘要： A protection device controlling an external device is provided having a mode detector, security data, a data detector, and a controller. The external device operates with operation modes that include a user mode that is used when the external device is operated by a user, and a manufacturer mode that is used when the external device is operated by someone other than the user. The mode detector detects an operation mode of the external device. The security data is input to the protection device. The data detector detects input of the security data. The controller restricts certain functions of the external device when the data detector does not detect input of the security data while the external device is in the manufacturer mode.
摘要翻译：提供了一种控制外部设备的保护装置，具有模式检测器，安全数据，数据检测器和控制器。外部设备的操作模式包括当用户操作外部设备时使用的用户模式，以及当外部设备由用户以外的人操作时使用的制造商模式。模式检测器检测外部设备的操作模式。安全数据被输入到保护装置。数据检测器检测安全数据的输入。当外部设备处于制造商模式时，当数据检测器没有检测到安全数据的输入时，控制器限制外部设备的某些功能。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式