专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20160248437A1 MULTIPLYING ANALOG TO DIGITAL CONVERTER AND METHOD 有权
标题翻译：将数字模拟转换为数字转换器和方法
公开(公告)号：US20160248437A1
公开(公告)日：2016-08-25
申请号：US15049752
申请日：2016-02-22
申请人： Jintao Zhang , Zhuo Wang , Naveen Verma
发明人： Jintao Zhang , Zhuo Wang , Naveen Verma
IPC分类号： H03M1/44
CPC分类号： H03M1/1245 , H03M1/1071 , H03M1/442 , H03M1/466
摘要： A multiplying analog to digital converter (ADC) including a successive-approximation-register (SAR) analog to digital converter (ADC) having a sample input and a feedback input and an ADC output configured with a feedback path configured to couple the ADC output to a digital to analog converter. A feedback attenuator is disposed in the feedback path, the feedback attenuator being configured to attenuate a feedback signal coupled to the feedback input, the feedback attenuator being configured to provide analog multiplication observed at the ADC output. A barrel shifter is configured to provide digital multiplication of the ADC output. The feedback attenuator may be configured as a divider network. The feedback attenuator may be configured to provide attenuation using only passive components. The feedback attenuator may be configured as a capacitive divider network. The feedback attenuator may be configured to provide attenuation ranging between 1 and 0.5.
摘要翻译：包括具有采样输入和反馈输入的逐次逼近寄存器（SAR）模数转换器（ADC）的乘法模数转换器（ADC）和被配置为将ADC输出耦合到一个数模转换器。反馈衰减器设置在反馈路径中，反馈衰减器被配置为衰减耦合到反馈输入的反馈信号，该反馈衰减器被配置为提供在ADC输出处观察到的模拟乘法。桶形移位器被配置为提供ADC输出的数字乘法。反馈衰减器可以被配置为分频器网络。反馈衰减器可以被配置为仅使用无源部件来提供衰减。反馈衰减器可以被配置为电容分压网络。反馈衰减器可以被配置为提供范围在1和0.5之间的衰减。

2. 发明申请

US20170019121A1 MULTIPLYING ANALOG TO DIGITAL CONVERTER AND METHOD 有权
标题翻译：将数字模拟转换为数字转换器和方法
公开(公告)号：US20170019121A1
公开(公告)日：2017-01-19
申请号：US15277434
申请日：2016-09-27
申请人： Jintao Zhang , Zhuo Wang , Naveen Verma
发明人： Jintao Zhang , Zhuo Wang , Naveen Verma
IPC分类号： H03M1/12 , H03M1/10
CPC分类号： H03M1/1245 , H03M1/1071 , H03M1/442 , H03M1/466
摘要： A multiplying analog to digital converter including an analog to digital converter (ADC) having a sample input and a feedback input and an ADC output configured with a feedback path configured to couple the ADC output to a digital to analog converter. A feedback attenuator is disposed in the feedback path, the feedback attenuator being configured to attenuate a feedback signal coupled to the feedback input, the feedback attenuator being configured to provide analog multiplication observed at the ADC output. A barrel shifter is configured to provide digital multiplication of the ADC output. The feedback attenuator may be configured as a divider network. The feedback attenuator may be configured to provide attenuation using only passive components. The feedback attenuator may be configured as a capacitive divider network. The feedback attenuator may be configured to provide attenuation ranging between 1 and 0.5.
摘要翻译：包括具有采样输入和反馈输入的模/数转换器（ADC）的乘法模数转换器和配置有将ADC输出耦合到数模转换器的反馈路径的ADC输出。反馈衰减器设置在反馈路径中，反馈衰减器被配置为衰减耦合到反馈输入的反馈信号，该反馈衰减器被配置为提供在ADC输出处观察到的模拟乘法。桶形移位器被配置为提供ADC输出的数字乘法。反馈衰减器可以被配置为分频器网络。反馈衰减器可以被配置为仅使用无源部件来提供衰减。反馈衰减器可以被配置为电容分压网络。反馈衰减器可以被配置为提供范围在1和0.5之间的衰减。

3. 发明授权

US09503118B2 Multiplying analog to digital converter and method 有权
标题翻译：乘以模数转换器和方法
公开(公告)号：US09503118B2
公开(公告)日：2016-11-22
申请号：US15049752
申请日：2016-02-22
申请人： Jintao Zhang , Zhuo Wang , Naveen Verma
发明人： Jintao Zhang , Zhuo Wang , Naveen Verma
IPC分类号： H03M1/38 , H03M1/44
CPC分类号： H03M1/1245 , H03M1/1071 , H03M1/442 , H03M1/466
摘要： A multiplying analog to digital converter (ADC) including a successive-approximation-register (SAR) analog to digital converter (ADC) having a sample input and a feedback input and an ADC output configured with a feedback path configured to couple the ADC output to a digital to analog converter. A feedback attenuator is disposed in the feedback path, the feedback attenuator being configured to attenuate a feedback signal coupled to the feedback input, the feedback attenuator being configured to provide analog multiplication observed at the ADC output. A barrel shifter is configured to provide digital multiplication of the ADC output. The feedback attenuator may be configured as a divider network. The feedback attenuator may be configured to provide attenuation using only passive components. The feedback attenuator may be configured as a capacitive divider network. The feedback attenuator may be configured to provide attenuation ranging between 1 and 0.5.
摘要翻译：包括具有采样输入和反馈输入的逐次逼近寄存器（SAR）模数转换器（ADC）的乘法模数转换器（ADC）和被配置为将ADC输出耦合到一个数模转换器。反馈衰减器设置在反馈路径中，反馈衰减器被配置为衰减耦合到反馈输入的反馈信号，该反馈衰减器被配置为提供在ADC输出处观察到的模拟乘法。桶形移位器被配置为提供ADC输出的数字乘法。反馈衰减器可以被配置为分频器网络。反馈衰减器可以被配置为仅使用无源部件来提供衰减。反馈衰减器可以被配置为电容分压网络。反馈衰减器可以被配置为提供范围在1和0.5之间的衰减。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式