会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Efficient header acquisition
    • 高效头部采集
    • US07660372B2
    • 2010-02-09
    • US11054652
    • 2005-02-09
    • Jind-Yeh LeeTommy YuAlan Kwentus
    • Jind-Yeh LeeTommy YuAlan Kwentus
    • H03D3/24
    • H04L7/042
    • In an integrated satellite receiver, improved header acquisition techniques are described for quickly locating a header symbol sequence in a data stream substantially implemented on a single CMOS integrated circuit. To identify the location of a header symbol sequence in a data stream, a selected header acquisition technique employs a real time correlator followed by an accumulator. Once accumulation over a predetermined number of frames is finished, the largest or maximum value among the accumulated correlator values is identified. If the maximum value exceeds a threshold, it will be declared as a peak and the address associated is the peak timing.
    • 在集成卫星接收机中,描述了改进的报头获取技术,用于将标题符号序列快速定位在基本上在单个CMOS集成电路上实现的数据流中。 为了识别数据流中标题符号序列的位置,所选择的报头获取技术采用实时相关器,后跟累加器。 一旦累积超过预定数量的帧,则识别所累积的相关器值中的最大值或最大值。 如果最大值超过阈值,它将被声明为峰值,并且相关的地址是峰值时序。
    • 2. 发明申请
    • Efficient header acquisition
    • 高效的头采集
    • US20060176984A1
    • 2006-08-10
    • US11054652
    • 2005-02-09
    • Jind-Yeh LeeTommy YuAlan Kwentus
    • Jind-Yeh LeeTommy YuAlan Kwentus
    • H04B1/69
    • H04L7/042
    • In an integrated satellite receiver, improved header acquisition techniques are described for quickly locating a header symbol sequence in a data stream substantially implemented on a single CMOS integrated circuit. To identify the location of a header symbol sequence in a data stream, a selected header acquisition technique employs a real time correlator followed by an accumulator. In accordance with an alternative embodiment which reduces the cost very efficiently, a real time correlator is followed by a comparator to pick out and store the top N correlator values from NS symbols in a frame. The timing addresses associated with the stored correlator values are used during an accumulation mode of operation whereby a cumulative memory is used to accumulate the correlator value of each stored timing address. Once accumulation over a predetermined number of frames is finished, the largest or maximum value among the accumulated correlator values is identified. If the maximum value exceeds a threshold, it will be declared as a peak and the address associated is the peak timing.
    • 在集成卫星接收机中,描述了改进的报头获取技术,用于将标题符号序列快速定位在基本上在单个CMOS集成电路上实现的数据流中。 为了识别数据流中标题符号序列的位置,所选择的报头获取技术采用实时相关器,后跟累加器。 根据可以非常有效地降低成本的替代实施例,实时相关器之后是比较器,以从帧中的NS符号中挑选出并存储前N个相关器值。 与存储的相关器值相关联的定时地址在累加操作模式期间使用,由此累积存储器用于累积每个存储的定时地址的相关器值。 一旦累积超过预定数量的帧,则识别所累积的相关器值中的最大值或最大值。 如果最大值超过阈值,它将被声明为峰值,并且相关的地址是峰值时序。
    • 3. 发明申请
    • Integrated burst FSK receiver
    • 集成突发FSK接收机
    • US20050249307A1
    • 2005-11-10
    • US10952171
    • 2004-09-29
    • Tommy YuSteve KrafftSteven JaffeAlan Kwentus
    • Tommy YuSteve KrafftSteven JaffeAlan Kwentus
    • H03D3/00H03D7/16H04L27/00H04L27/10H04L27/233
    • H04L27/2334H03D3/004H03D3/007H03D7/165
    • An integrated burst FSK receiver is provided to receive and interpret an RF signal using FSK modulation. The integrated burst FSK receiver uses a programmable RF local oscillator to mix a received signal down to an IF range or baseband, where it is filtered and sampled for subsequent digital processing. Digital filtering and detection are employed to improve overall bit error rate performance and receiver sensitivity. A programmable digital low-pass or band-pass filter can also be used to suppress interference. A matched filter correlator can be used for detection and symbol timing adjustment in one mode, while an adaptive frequency comparator can be used in another mode. Circuits are provided that estimate carrier offset, frequency deviation and signal strength. These measurements can then be used to optimize the receiver performance. A method for receiving and interpreting an RF signal using FSK modulation is also provided.
    • 提供集成突发FSK接收机,以使用FSK调制来接收和解释RF信号。 集成突发FSK接收机使用可编程RF本地振荡器将接收到的信号混合到IF范围或基带,在其中对其进行滤波和采样以用于随后的数字处理。 采用数字滤波和检测来提高总体误码率性能和接收机灵敏度。 也可以使用可编程数字低通滤波器或带通滤波器来抑制干扰。 匹配滤波器相关器可用于一种模式下的检测和符号定时调整,而自适应频率比较器可用于另一种模式。 提供了估计载波偏移,频率偏差和信号强度的电路。 然后可以使用这些测量来优化接收机性能。 还提供了一种使用FSK调制来接收和解释RF信号的方法。
    • 4. 发明授权
    • Integrated burst FSK receiver
    • 集成突发FSK接收机
    • US07903764B2
    • 2011-03-08
    • US10952171
    • 2004-09-29
    • Tommy YuSteve KrafftSteven JaffeAlan Kwentus
    • Tommy YuSteve KrafftSteven JaffeAlan Kwentus
    • H03K9/06H04L27/14
    • H04L27/2334H03D3/004H03D3/007H03D7/165
    • An integrated burst FSK receiver is provided to receive and interpret an RF signal using FSK modulation. The integrated burst FSK receiver uses a programmable RF local oscillator to mix a received signal down to an IF range or baseband, where it is filtered and sampled for subsequent digital processing. Digital filtering and detection are employed to improve overall bit error rate performance and receiver sensitivity. A programmable digital low-pass or band-pass filter can also be used to suppress interference. A matched filter correlator can be used for detection and symbol timing adjustment in one mode, while an adaptive frequency comparator can be used in another mode. Circuits are provided that estimate carrier offset, frequency deviation and signal strength. These measurements can then be used to optimize the receiver performance. A method for receiving and interpreting an RF signal using FSK modulation is also provided.
    • 提供集成突发FSK接收机,以使用FSK调制来接收和解释RF信号。 集成突发FSK接收机使用可编程RF本地振荡器将接收到的信号混合到IF范围或基带,在其中对其进行滤波和采样以用于随后的数字处理。 采用数字滤波和检测来提高总体误码率性能和接收机灵敏度。 也可以使用可编程数字低通滤波器或带通滤波器来抑制干扰。 匹配滤波器相关器可用于一种模式下的检测和符号定时调整,而自适应频率比较器可用于另一种模式。 提供了估计载波偏移,频率偏差和信号强度的电路。 然后可以使用这些测量来优化接收机性能。 还提供了一种使用FSK调制来接收和解释RF信号的方法。
    • 6. 发明申请
    • Scalable Architecture for Satellite Channel Switch
    • 卫星通道交换机的可扩展架构
    • US20120281788A1
    • 2012-11-08
    • US13550484
    • 2012-07-16
    • Ramon GOMEZTommy Yu
    • Ramon GOMEZTommy Yu
    • H04L27/00
    • H04B1/18
    • A frequency translation module for a broadband multi-channel communication system may include an analog signal converter, a digital channel selection device, and a digital-to-analog (D/A) converter. The analog signal converter is configured to receive a plurality of analog signals, to select analog signals residing in a predefined frequency band, and to convert each of the selected analog signals into a digital signal. The digital channel selection device is configured to process digital signals corresponding to the selected analog signals and to generate a composite output of digital signals representative of the selected analog signals. The D/A converter is configured to translate the composite output to an analog signal output decodable by a receiver. Further, the frequency translation module may include a mixer configured to upconvert the analog signal output to a frequency decodable by the receiver.
    • 用于宽带多通道通信系统的频率转换模块可以包括模拟信号转换器,数字通道选择装置和数模(D / A)转换器。 模拟信号转换器被配置为接收多个模拟信号,以选择驻留在预定频带中的模拟信号,并将所选择的模拟信号中的每一个转换为数字信号。 数字通道选择装置被配置为处理对应于所选择的模拟信号的数字信号,并产生表示所选模拟信号的数字信号的复合输出。 D / A转换器被配置为将复合输出转换成可由接收器解码的模拟信号输出。 此外,频率转换模块可以包括配置成将模拟信号输出上变频到由接收机解码的频率的混频器。
    • 8. 发明授权
    • Equalizer architecture for data communication
    • 用于数据通信的均衡器架构
    • US07715472B2
    • 2010-05-11
    • US11583713
    • 2006-10-20
    • Tommy YuAmy Gayle Hundhausen
    • Tommy YuAmy Gayle Hundhausen
    • H03H7/30H03K5/159
    • H04L25/03038H04L2025/03477H04L2025/03617H04L2027/0024H04L2027/0055
    • An update algorithm for equalizer coefficients in a communications system using phase correction symbols. Instead of using a traditional all symbols slicer update algorithm, the equalizer is updated during phase correction symbols for optimal performance in low signal-to-noise ratio conditions. In lower signal-to-noise ratio conditions, the equalizer uses a phase correction circuit to compensate for distortion caused by a communication channel when a demodulated data stream contains an unknown phase offsets resulting from a fast dynamic distortion. More specifically, the phase correction circuit uses a phase correction signal to correct for the unknown phase offsets in a demodulated data stream in lower signal-to-noise ratio conditions. The equalizer then corrects for distortion caused by the communication channel based upon the phase corrected demodulated data stream.
    • 一种使用相位校正符号的通信系统中均衡器系数的更新算法。 代替使用传统的所有符号限幅器更新算法,均衡器在相位校正符号期间更新,以在低信噪比条件下实现最佳性能。 在较低的信噪比条件下,当解调的数据流包含由快速动态失真导致的未知相位偏移时,均衡器使用相位校正电路来补偿由通信信道引起的失真。 更具体地,相位校正电路使用相位校正信号来校正在较低信噪比条件下的解调数据流中的未知相位偏移。 然后,均衡器基于相位校正的解调数据流校正由通信信道引起的失真。
    • 9. 发明授权
    • Quadrature receiver sampling architecture
    • 正交接收机采样架构
    • US07596189B2
    • 2009-09-29
    • US11593273
    • 2006-11-06
    • Tommy YuSteven T. JaffeStephen Edward Krafft
    • Tommy YuSteven T. JaffeStephen Edward Krafft
    • H03K9/00H04L27/00
    • H04L27/00
    • Quadrature receiver sampling architecture. A signal ADC performs analog to digital conversion for both I and Q streams. An analog MUX selects the appropriate I and the Q baseband analog input streams for input to the ADC at the appropriate time. A digital filter may also be employed to compensate for any introduced delay between the samples of the I and Q channel when seeking to recover the symbols that have been transmitted to a communication receiver that employs this quadrature receiver architecture and/or signal processing. In one embodiment, if an ADC is clocked at a rate of substantially twice the sample rate of the I and Q channels, there will be a one-half sample clock delay between the digital I and digital Q data at the output of the ADC. This delay is then removed before the demodulator processes the input signals to recover the transmitted symbols.
    • 正交接收机采样架构。 信号ADC为I和Q流执行模数转换。 模拟MUX在适当的时间选择适当的I和Q基带模拟输入流输入ADC。 还可以采用数字滤波器来补偿在I和Q信道的样本之间的任何引入的延迟,当寻求恢复已被发送到使用该正交接收器架构和/或信号处理的通信接收机的符号时。 在一个实施例中,如果ADC以基本上是I和Q通道的采样率的两倍的速率被计时,则在ADC的输出处的数字I和数字Q数据之间将存在二分之一采样时钟延迟。 然后在解调器处理输入信号之前去除该延迟以恢复发送的符号。