专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08397164B2 Apparatus and method for loading media in a digital cinema system 有权
公开(公告)号：US08397164B2
公开(公告)日：2013-03-12
申请号：US09798368
申请日：2001-03-02
申请人： Jesse Hose , Carl Andrew Mueller , Vijaya Kumar Janjanam , Christopher Wingert
发明人： Jesse Hose , Carl Andrew Mueller , Vijaya Kumar Janjanam , Christopher Wingert
IPC分类号： G06F3/048
CPC分类号： A63J25/00
摘要： An apparatus and method for loading media in a digital cinema system is described. Specifically, the digital cinema system has a received storage medium and a local storage medium. A user is prompted to present the received storage medium. Responsive to the user specifying the received storage medium, a list of image programs is displayed. Responsive to the user specifying the image program, a list of audio programs is displayed. Responsive to the user specifying the audio program, how much storage space is required to store the selected image program and audio program on the local storage medium is determined. If the storage space required on the local storage medium is insufficient to load the selected image and audio programs, a warning indicative of insufficient storage space is displayed. Each selected program is then authenticated.

2. 发明授权

US07689806B2 Method and system to indicate an exception-triggering page within a microprocessor 有权
标题翻译：用于指示微处理器内的异常触发页面的方法和系统
公开(公告)号：US07689806B2
公开(公告)日：2010-03-30
申请号：US11487284
申请日：2006-07-14
申请人： Lucian Codrescu , Erich Plondke , Muhammad Ahmed , Vijaya Kumar Janjanam
发明人： Lucian Codrescu , Erich Plondke , Muhammad Ahmed , Vijaya Kumar Janjanam
IPC分类号： G06F12/00 , G06F9/00
CPC分类号： G06F12/1009 , G06F12/1027 , G06F2212/684
摘要： A method and system to indicate which page within a software-managed page table triggers an exception within a microprocessor, such as, for example, a digital signal processor, wherein a software-managed translation lookaside buffer (TLB) module receives a virtual address produced by an instruction within a Very Long Instruction Word (VLIW) packet, such as, for example, a fetch instruction, and further compares the virtual address to each stored TLB entry. If a match exists, then the TLB module outputs a corresponding mapped physical address for the instruction. Otherwise, if the VLIW packet spans two pages, where a first page is present as a TLB entry within the TLB module and the second page is missing from the stored TLB entries, an indication bit within a data field of a control register is set to identify the TLB miss exception to a software management unit. The software management unit retrieves the indication bit information from the register and further performs a page table look-up within the software-managed page table using the indication bit information in order to retrieve the missing page information. Subsequently, the missing page information is written into a new TLB entry within the TLB module for subsequent virtual address translation and execution of the packet of instructions.
摘要翻译：一种方法和系统，用于指示软件管理的页表内的哪个页面在微处理器（例如数字信号处理器）内触发异常，其中软件管理的翻译后备缓冲器（TLB）模块接收产生的虚拟地址通过超长指令字（VLIW）分组（例如，取指令）中的指令，并且还将虚拟地址与每个存储的TLB条目进行比较。如果匹配存在，则TLB模块输出相应的映射物理地址。否则，如果VLIW分组跨越两页，其中第一页作为TLB模块中的TLB条目存在，并且第二页从存储的TLB条目丢失，则将控制寄存器的数据字段内的指示位设置为识别软件管理单元的TLB错误异常。软件管理单元从寄存器检索指示位信息，并使用指示位信息进一步在软件管理的页表中执行页表查找，以便检索丢失页信息。随后，丢失的页面信息被写入TLB模块中的新TLB条目，用于随后的虚拟地址转换和指令分组的执行。

3. 发明申请

US20080016316A1 Method and system to indicate an exception-triggering page within a microprocessor 有权
标题翻译：用于指示微处理器内的异常触发页面的方法和系统
公开(公告)号：US20080016316A1
公开(公告)日：2008-01-17
申请号：US11487284
申请日：2006-07-14
申请人： Lucian Codrescu , Erich Plondke , Muhammad Ahmed , Vijaya Kumar Janjanam
发明人： Lucian Codrescu , Erich Plondke , Muhammad Ahmed , Vijaya Kumar Janjanam
IPC分类号： G06F12/00
CPC分类号： G06F12/1009 , G06F12/1027 , G06F2212/684
摘要： A method and system to indicate which page within a software-managed page table triggers an exception within a microprocessor, such as, for example, a digital signal processor, wherein a software-managed translation lookaside buffer (TLB) module receives a virtual address produced by an instruction within a Very Long Instruction Word (VLIW) packet, such as, for example, a fetch instruction, and further compares the virtual address to each stored TLB entry. If a match exists, then the TLB module outputs a corresponding mapped physical address for the instruction. Otherwise, if the VLIW packet spans two pages, where a first page is present as a TLB entry within the TLB module and the second page is missing from the stored TLB entries, an indication bit within a data field of a control register is set to identify the TLB miss exception to a software management unit. The software management unit retrieves the indication bit information from the register and further performs a page table look-up within the software-managed page table using the indication bit information in order to retrieve the missing page information. Subsequently, the missing page information is written into a new TLB entry within the TLB module for subsequent virtual address translation and execution of the packet of instructions.
摘要翻译：一种方法和系统，用于指示软件管理的页表内的哪个页面在微处理器（例如数字信号处理器）内触发异常，其中软件管理的翻译后备缓冲器（TLB）模块接收产生的虚拟地址通过超长指令字（VLIW）分组（例如，取指令）中的指令，并且还将虚拟地址与每个存储的TLB条目进行比较。如果匹配存在，则TLB模块输出相应的映射物理地址。否则，如果VLIW分组跨越两页，其中第一页作为TLB模块中的TLB条目存在，并且第二页从存储的TLB条目丢失，则将控制寄存器的数据字段内的指示位设置为识别软件管理单元的TLB错误异常。软件管理单元从寄存器检索指示位信息，并使用指示位信息进一步在软件管理的页表中执行页表查找，以便检索丢失页信息。随后，丢失的页面信息被写入TLB模块中的新TLB条目，用于随后的虚拟地址转换和指令分组的执行。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式