专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5410544A External tester control for flash memory 失效
标题翻译：外部测试仪控制闪存
公开(公告)号：US5410544A
公开(公告)日：1995-04-25
申请号：US085641
申请日：1993-06-30
申请人： Jerry A. Kreifels , Mamun Rashid , Rodney R. Rozman , Richard J. Durante
发明人： Jerry A. Kreifels , Mamun Rashid , Rodney R. Rozman , Richard J. Durante
IPC分类号： G11C29/48 , G06F11/00
CPC分类号： G11C29/48
摘要： An apparatus for testing a unit comprising an internal processor coupled to a register by an internal bus. The internal processor is programmed so that it can execute an algorithm. When executed, the algorithm performs an operation on the unit. The register is for storing a state datum. The internal bus is used by the internal processor to access the state datum when the internal processor is executing the algorithm. The testing apparatus comprises an external processor disposed external to the unit and an interface and switch disposed on the unit. The interface is coupled to the internal and external processors and is for receiving a plurality of commands from the external processor. The commands include an internal processor command and an open trap command. If issued, the internal processor command causes the internal processor to execute the algorithm. The switch is coupled to the interface and coupled between the internal processor and the internal bus. If the interface receives the open trap command, the switch permits the external processor to access the state datum of the register.
摘要翻译：一种用于测试单元的装置，包括通过内部总线耦合到寄存器的内部处理器。内部处理器被编程为可以执行一个算法。执行时，算法对单元执行操作。寄存器用于存储状态数据。当内部处理器执行算法时，内部总线由内部处理器使用来访问状态数据。测试装置包括设置在该单元外部的外部处理器和设置在该单元上的接口和开关。该接口耦合到内部和外部处理器，并用于从外部处理器接收多个命令。这些命令包括内部处理器命令和打开的陷阱命令。如果发出内部处理器命令，内部处理器将执行该算法。该开关耦合到接口并耦合在内部处理器和内部总线之间。如果接口接收到打开的trap命令，则交换机允许外部处理器访问寄存器的状态数据。

2. 发明授权

US06597605B2 Systems with non-volatile memory bit sequence program control 有权
标题翻译：具有非易失性存储器位序列程序控制的系统
公开(公告)号：US06597605B2
公开(公告)日：2003-07-22
申请号：US10139057
申请日：2002-05-03
申请人： Jerry A. Kreifels , Rodney R. Rozman
发明人： Jerry A. Kreifels , Rodney R. Rozman
IPC分类号： G11C700
CPC分类号： G11C16/10 , G11C16/3454
摘要： Systems including a bit sequence program controller to program in sequence non-volatile memory cells in an array of programmable non-volatile memory cells. The bit sequence program controller determines the bits that require programming by comparing the bits of the program word with an erased logical state of the array of programmable non-volatile memory cells. The bit sequence program controller further indicates which non-volatile memory cells in a word of non-volatile memory cells in the array of non-volatile memory cells require programming to match the program word. The bit sequence program controller counts the number of the bits that require programming in the program word by counting the number of bits of the program word that are not in an erased logical state to determine when the programming should be completed.
摘要翻译：包括位序列程序控制器的系统，用于在可编程非易失性存储器单元阵列中对序列中的非易失性存储单元进行编程。比特序列程序控制器通过将程序字的位与可编程非易失性存储单元的阵列的擦除逻辑状态进行比较来确定需要编程的位。比特序列程序控制器进一步指示非易失性存储器单元阵列中的非易失性存储单元的单词中的哪些非易失性存储单元需要编程以匹配程序字。比特序列程序控制器通过对不在擦除逻辑状态的程序字的位数进行计数来确定程序字中编程的位数，来确定编程应该何时完成。

3. 发明授权

US06418059B1 Method and apparatus for non-volatile memory bit sequence program controller 有权
标题翻译：用于非易失性存储器位序列程序控制器的方法和装置
公开(公告)号：US06418059B1
公开(公告)日：2002-07-09
申请号：US09603671
申请日：2000-06-26
申请人： Jerry A. Kreifels , Rodney R. Rozman
发明人： Jerry A. Kreifels , Rodney R. Rozman
IPC分类号： G11C700
CPC分类号： G11C16/10 , G11C16/3454
摘要： A bit sequence program controller to program in sequence non-volatile memory cells in an array of programmable non-volatile memory cells. The bit sequence program controller determines the bits that require programming by comparing the bits of the program word with an erased logical state of the array of programmable non-volatile memory cells. The bit sequence program controller further indicates which non-volatile memory cells in a word of non-volatile memory cells in the array of non-volatile memory cells require programming to match the program word. The bit sequence program controller counts the number of the bits that require programming in the program word by counting the number of bits of the program word that are not in an erased logical state to determine when the programming should be completed.
摘要翻译：一种位序列程序控制器，用于对可编程非易失性存储单元阵列中的非易失性存储器单元进行编程。比特序列程序控制器通过将程序字的位与可编程非易失性存储单元的阵列的擦除逻辑状态进行比较来确定需要编程的位。比特序列程序控制器进一步指示非易失性存储器单元阵列中的非易失性存储单元的单词中的哪些非易失性存储单元需要编程以匹配程序字。比特序列程序控制器通过对不在擦除逻辑状态的程序字的位数进行计数来确定程序字中编程的位数来确定编程应该何时完成，从而对需要编程的位数进行计数。

4. 发明授权

US5053990A Program/erase selection for flash memory 失效
标题翻译： FLASH存储器的程序/擦除选择
公开(公告)号：US5053990A
公开(公告)日：1991-10-01
申请号：US157361
申请日：1988-02-17
申请人： Jerry A. Kreifels , Alan Baker , George Hoekstra , Virgil N. Kynett , Steven Wells , Mark Winston
发明人： Jerry A. Kreifels , Alan Baker , George Hoekstra , Virgil N. Kynett , Steven Wells , Mark Winston
IPC分类号： G11C17/00 , G06F12/00 , G11C16/02 , G11C16/10 , G11C16/16 , G11C16/34 , G11C29/00 , G11C29/14
CPC分类号： G11C16/3445 , G11C16/10 , G11C16/16 , G11C16/3436 , G11C16/3459
摘要： A semiconductor flash EPROM/EEPROM device which includes a command port for receiving instruction on a data line and providing control signals to a memory for providing program and erase functions, a method to program and erase the memory. A program sequence is comprised of setting up a program command during a first write cycle, preforming a second write cycle to load address to address register and data to to a data register, programming during a program cycle and writing a program verify command during a third write cycle to verify the programmed data during a read cycle. An erase sequence is comprised of writing a setup erase command during a first write cycle, an erase command during a second write cycle providing the erasure during an erase cycle, writing the erase verify command during a third write cycle which also addresses the address of the memory and providing erase verification during a read cycle. Both the erase and program cycles provide for measured incremental erasing and programming.
摘要翻译：一种半导体闪存EPROM / EEPROM器件，包括用于在数据线上接收指令并向存储器提供控制信号以提供编程和擦除功能的命令端口，编程和擦除存储器的方法。程序序列包括在第一写周期期间设置程序命令，执行第二写周期以将地址寄存器加载到地址寄存器和数据到数据寄存器，在程序周期期间进行编程以及在第三写入期间写入程序验证命令写周期以在读周期中验证编程数据。擦除序列包括在第一写周期期间写入建立擦除命令，在擦除周期期间提供擦除的第二写周期期间的擦除命令，在第三写周期期间写入擦除验证命令，该第三写周期还解决存储器并在读周期期间提供擦除验证。擦除和编程周期都提供测量的增量擦除和编程。

5. 发明授权

US5339320A Architecture of circuitry for generating test mode signals 失效
标题翻译：用于产生测试模式信号的电路结构
公开(公告)号：US5339320A
公开(公告)日：1994-08-16
申请号：US791772
申请日：1991-11-12
申请人： Mickey L. Fandrich , Jerry A. Kreifels , Virgil N. Kynett
发明人： Mickey L. Fandrich , Jerry A. Kreifels , Virgil N. Kynett
IPC分类号： G01R31/317 , G01R31/28
CPC分类号： G01R31/31701
摘要： An arrangement for generating signals for generating a particular set of test conditions within a digital circuit including a plurality of latches for storing individual bits of data representing individual operations to be accomplished within the digital circuitry, the latches each having input and output terminals; the output terminals of each of the latches being connected to individual portions of the digital circuitry to effect an individual operation thereby; apparatus connected to the input terminals of the latches for setting individual selected ones of the latches to provide selected test conditions; and apparatus for transferring the condition of a selected number of the latches simultaneously to effect a selected test condition.
摘要翻译：一种用于产生信号的装置，用于在数字电路内生成特定的一组测试条件，包括多个锁存器，用于存储表示在数字电路内完成的各个操作的各个数据位，每个具有输入和输出端子的锁存器; 每个锁存器的输出端子连接到数字电路的各个部分，从而实现单独的操作; 连接到所述锁存器的输入端子的装置，用于设置所述锁存器中的所选择的一个，以提供所选择的测试条件; 以及用于同时转移选定数量的锁存器的状态以实现所选择的测试条件的装置。

6. 发明授权

US5850509A Circuitry for propagating test mode signals associated with a memory array 失效
标题翻译：用于传播与存储器阵列相关联的测试模式信号的电路
公开(公告)号：US5850509A
公开(公告)日：1998-12-15
申请号：US778182
申请日：1997-01-02
申请人： Mickey L. Fandrich , Jerry A. Kreifels , Virgil N. Kynett
发明人： Mickey L. Fandrich , Jerry A. Kreifels , Virgil N. Kynett
IPC分类号： G11C29/12 , G11C29/14 , G06F11/00 , G11C29/00
CPC分类号： G11C29/12 , G11C29/14
摘要： Circuitry for propagating test mode signals associated with a memory array including a plurality of circuits for storing test mode signals, apparatus for selectively providing test mode data to each of the circuits for storing test mode signals, and apparatus for simultaneously activating all of the circuits for storing test mode signals to provide output signals to be used for testing.
摘要翻译：用于传播与包括用于存储测试模式信号的多个电路的存储器阵列相关联的测试模式信号的电路，用于选择性地向每个用于存储测试模式信号的电路提供测试模式数据的设备，以及用于同时激活所有电路的设备存储测试模式信号以提供要用于测试的输出信号。

7. 发明授权

US5459355A Multiple layer programmable layout for version identification 失效
标题翻译：用于版本识别的多层可编程布局
公开(公告)号：US5459355A
公开(公告)日：1995-10-17
申请号：US285495
申请日：1994-08-08
申请人： Jerry A. Kreifels
发明人： Jerry A. Kreifels
IPC分类号： H01L23/528 , H01L23/544 , H01L23/485 , H01L23/525
CPC分类号： H01L23/57 , H01L23/528 , H01L23/544 , H01L2223/5444 , H01L2223/54473 , H01L2924/0002
摘要： A circuit for providing a read only value for an integrated circuit which integrated circuit includes a plurality of layers of material any one of which may be changed if the integrated circuit is revised comprising a pair of conductors positioned closely adjacent one another in each of the layers of material which carries conductors, a first source of voltage connected to one of the conductors on one of the layers for providing a first binary value, a second source of voltage connected to another of the conductors on one of the layers for providing a second binary value, an output terminal on one of the layers, and apparatus for connecting a selected one of the sources to the output terminal through one of the conductors on each of the layers.
摘要翻译：用于为集成电路提供集成电路的只读值的电路包括多个材料层，如果集成电路被修改，则其中任何一个可以改变，包括在每个层中彼此紧邻地定位的一对导体承载导体的材料，第一电压源连接到所述层中的一个导体中的一个以提供第一二进制值，第二电压源连接到所述层之一上的另一导体，用于提供第二二进制值值，其中一层上的输出端子，以及用于通过每个层中的一个导体将选定的一个源连接到输出端的装置。

8. 发明授权

US5222046A Processor controlled command port architecture for flash memory 失效
标题翻译：闪存的处理器控制命令端口架构
公开(公告)号：US5222046A
公开(公告)日：1993-06-22
申请号：US601012
申请日：1990-10-19
申请人： Jerry A. Kreifels , Alan Baker , George Hoekstra , Virgil N. Kynett , Steven Wells , Mark Winston
发明人： Jerry A. Kreifels , Alan Baker , George Hoekstra , Virgil N. Kynett , Steven Wells , Mark Winston
IPC分类号： G11C16/16 , G11C16/32
CPC分类号： G11C16/16 , G11C16/32
摘要： A semiconductor flash EPROM/EEPROM device which includes a command port controller for receiving command instructions from a data bus coupled to the memory device. Instruction words to a command port controller operates to instruct the device to perform read, erase, program, or verify functions and the command port controller generates necessary control signals to cause the memory to function appropriately. By utilizing the command port controller the memory device can be erased and programmed while the device is in the circuit and permits pin compatibility with the prior art EPROM and EEPROMs.
摘要翻译：一种半导体闪存EPROM / EEPROM器件，其包括命令端口控制器，用于从耦合到存储器件的数据总线接收命令指令。命令端口控制器的指令字用于指示设备执行读取，擦除，编程或验证功能，并且命令端口控制器产生必要的控制信号以使存储器正常工作。通过利用命令端口控制器，存储器件可以在器件在电路中被擦除和编程，并允许引脚与现有技术的EPROM和EEPROM兼容。

9. 发明授权

US4860261A Leakage verification for flash EPROM 失效
公开(公告)号：US4860261A
公开(公告)日：1989-08-22
申请号：US323310
申请日：1989-03-14
申请人： Jerry A. Kreifels , George Hoekstra
发明人： Jerry A. Kreifels , George Hoekstra
IPC分类号： G11C16/34 , G11C29/02 , G11C29/50
CPC分类号： G11C16/345 , G11C16/344 , G11C29/02 , G11C29/025 , G11C29/50 , G11C16/04 , G11C2029/5006
摘要： A circuit and method for verifying leakage in a flash EPROM/EEPROM memory cell which is fabricated on a silicon substrate having floating gate. A word line coupled to the control gate of the memory cell is typically at ground potential, but during a test mode a positive voltage is placed on the control gate and leakage current at the drain is measured. A good cell will typically have zero or negligible drain leakage current, however, a cell which is susceptible to being overerased will exhibit appreciable leakage current. A circuit is implemented on the chip with the memory for switching a positive voltage onto the word line during the test mode.

10. 发明授权

US07437499B2 Dividing a flash memory operation into phases 有权
标题翻译：将闪存操作分成几个阶段
公开(公告)号：US07437499B2
公开(公告)日：2008-10-14
申请号：US11322918
申请日：2005-12-30
申请人： Richard J. Durante , Jerry A. Kreifels
发明人： Richard J. Durante , Jerry A. Kreifels
IPC分类号： G06F12/00
CPC分类号： G11C16/20 , G11C16/10 , G11C16/32
摘要： A flash memory that could not have completed an operation within a time required by a host may be able to work with the host by dividing the operation into phases that may be completed within the allocated time. As a result, a type of memory that would otherwise be unable to be implemented in a format, such as a memory card, may be used effectively.
摘要翻译：在主机所需的时间内无法完成操作的闪存可以通过将操作分成在分配的时间内可以完成的阶段来与主机一起工作。结果，可以有效地使用否则将不能以诸如存储卡的格式实现的存储器的类型。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式