专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20050133870A1 Triggererd back-to-back diodes for ESD protection in triple-well CMOS process 失效
标题翻译：用于三阱CMOS工艺中的ESD保护的Triggererd背对背二极管
公开(公告)号：US20050133870A1
公开(公告)日：2005-06-23
申请号：US10743596
申请日：2003-12-22
申请人： Indrajlt Manna , Keng Lo , Pee Tan , Raymond Filippi
发明人： Indrajlt Manna , Keng Lo , Pee Tan , Raymond Filippi
IPC分类号： H01L23/62 , H01L27/02
CPC分类号： H01L27/0259
摘要： An embodiment is a Electro Static Discharge (ESD) protection device comprising: a n-doped region and a p-doped region in a p-well in a semiconductor structure. The n-doped region and the p-doped region are spaced. A n-well and a deep n-well surrounding the p-well on the sides and bottom. A first I/O pad connected to the n-doped region. A trigger circuit connected the first I/O pad and the p-doped region. A second I/O pad connected to the n-well. A parasitic bipolar transistor is comprised of the n-doped region that functions as a collector terminal, the P-well that functions as a base terminal, and the deep N-well that functions as the emitter terminal. Whereby under an ESD condition, the p-well is charged positive using the trigger circuit and the parasitic bipolar transistor can be turned on.
摘要翻译：一个实施例是一种静电放电（ESD）保护装置，其包括：半导体结构中的p阱中的n掺杂区域和p掺杂区域。 n掺杂区域和p掺杂区域间隔开。围绕p-well的两侧和底部的n井和深n井。连接到n掺杂区域的第一I / O焊盘。连接第一I / O焊盘和p掺杂区域的触发电路。连接到n阱的第二个I / O焊盘。寄生双极晶体管由用作集电极端子的n掺杂区域，用作基极端子的P阱和用作发射极端子的深N阱组成。在ESD条件下，使用触发电路将p阱充电为正极，并且可以接通寄生双极晶体管。

2. 发明申请

US20050077577A1 Novel ESD protection device 失效
标题翻译：新型ESD保护装置
公开(公告)号：US20050077577A1
公开(公告)日：2005-04-14
申请号：US10682055
申请日：2003-10-09
申请人： Indrajit Manna , Keng Lo , Pee Tan , Raymond Filippi
发明人： Indrajit Manna , Keng Lo , Pee Tan , Raymond Filippi
IPC分类号： H01L21/425 , H01L21/8234 , H01L23/62 , H01L27/02 , H01L29/49 , H01L29/868 , H01L31/075
CPC分类号： H01L29/4983 , H01L27/0255 , H01L27/0266 , H01L29/868 , H01L2924/0002 , H01L2924/00
摘要： A new method to form an integrated circuit device is achieved. The method comprises forming a dielectric layer overlying a semiconductor substrate. An intrinsic semiconductor layer is formed overlying the dielectric layer. The intrinsic semiconductor layer is patterned. A p+ region is formed in the intrinsic semiconductor layer. An n+ region is formed in the intrinsic semiconductor layer. The p+ region and said n+ region are laterally separated by an intrinsic region to thereby form a PIN diode device. A source region and a drain region are formed in the semiconductor substrate to thereby complete a MOSFET device. The PIN diode device is a gate electrode for the MOSFET device.
摘要翻译：实现了形成集成电路器件的新方法。该方法包括形成覆盖半导体衬底的电介质层。形成覆盖在介电层上的本征半导体层。本征半导体层被图案化。在本征半导体层中形成p +区。在本征半导体层中形成n +区。 p +区域和所述n +区域被本征区域横向分开，从而形成PIN二极管器件。在半导体衬底中形成源极区和漏极区，从而完成MOSFET器件。 PIN二极管器件是用于MOSFET器件的栅电极。

3. 发明申请

US20060081933A1 Electrostatic discharge protection device with complementary dual drain implant 有权
公开(公告)号：US20060081933A1
公开(公告)日：2006-04-20
申请号：US11291757
申请日：2005-12-01
申请人： Indrajit Manna , Keng Lo , Pee Tan , Michael Cheng
发明人： Indrajit Manna , Keng Lo , Pee Tan , Michael Cheng
IPC分类号： H01L23/62
CPC分类号： H01L29/0847 , H01L27/0266 , H01L29/1083 , H01L29/78 , H01L2924/0002 , H01L2924/00
摘要： Off-chip driver (OCD) NMOS transistors with ESD protection are formed by interposing an P-ESD implant between the N+ drain regions of OCD NMOS transistors and the N-well such that the P-ESD surrounds a section of the N-well. The P-ESD implant is dosed less than the N+ source/drain implants but higher than the N-well dose. In another embodiment, N-well doping is used along with P-ESD doping, where the P-ESD doping is chosen such that it counterdopes the N-well underneath the N+ drains. The N-well, however, still maintains electrical connection to the N+ drains. This procedure creates a larger surface under the area where the junction breakdown occurs and an increased radius of curvature of the junction. The P-ESD implant is covered by N-type on three sides creating better parasitic bipolar transistor characteristics.

4. 发明申请

US20050056896A1 Electrostatic discharge protection device with complementary dual drain implant 有权
标题翻译：具有互补双漏极植入物的静电放电保护器件
公开(公告)号：US20050056896A1
公开(公告)日：2005-03-17
申请号：US10662673
申请日：2003-09-15
申请人： Indrajit Manna , Keng Lo , Pee Tan , Michael Cheng
发明人： Indrajit Manna , Keng Lo , Pee Tan , Michael Cheng
IPC分类号： H01L23/62 , H01L27/02 , H01L29/08 , H01L29/10 , H01L29/78
CPC分类号： H01L29/0847 , H01L27/0266 , H01L29/1083 , H01L29/78 , H01L2924/0002 , H01L2924/00
摘要： Off-chip driver (OCD) NMOS transistors with ESD protection are formed by interposing an P-ESD implant between the N+ drain regions of OCD NMOS transistors and the N-well such that the P-ESD surrounds a section of the N-well. The P-ESD implant is dosed less than the N+ source/drain implants but higher than the N-well dose. In another embodiment, N-well doping is used along with P-ESD doping, where the P-ESD doping is chosen such that it counterdopes the N-well underneath the N+ drains. The N-well, however, still maintains electrical connection to the N+ drains. This procedure creates a larger surface under the area where the junction breakdown occurs and an increased radius of curvature of the junction. The P-ESD implant is covered by N-type on three sides creating better parasitic bipolar transistor characteristics.
摘要翻译：具有ESD保护的片外驱动器（OCD）NMOS晶体管通过在OCD NMOS晶体管的N +漏极区域和N阱之间插入P-ESD注入而形成，使得P-ESD围绕N阱的一部分。 P-ESD植入物的剂量小于N +源/漏植入物，但高于N阱剂量。在另一个实施例中，使用N阱掺杂以及P-ESD掺杂，其中选择P-ESD掺杂使得其对N +漏极下方的N阱进行反向。然而，N阱仍然保持与N +排水管的电气连接。该过程在结点发生的区域下面形成较大的表面，并且连接部的曲率半径增加。 P-ESD植入体在三面覆盖N型，产生更好的寄生双极晶体管特性。

5. 发明申请

US20070085142A1 TUNABLE PROTECTION SYSTEM FOR INTEGRATED CIRCUITS 有权
标题翻译：集成电路保护系统
公开(公告)号：US20070085142A1
公开(公告)日：2007-04-19
申请号：US11163349
申请日：2005-10-15
申请人： Indrajit Manna , Hin Yap , Keng Lo , Jae Park
发明人： Indrajit Manna , Hin Yap , Keng Lo , Jae Park
IPC分类号： H01L23/62
CPC分类号： H01L27/0262 , H01L29/7436 , H01L2924/0002 , H01L2924/00
摘要： A tunable protection system including forming a tunable trigger device providing an adjustable protection activation level, forming a circuit protection device providing protection for integrated circuits, and electrically connecting the tunable trigger device and the circuit protection device to an input/output pad.
摘要翻译：一种可调谐保护系统，包括形成提供可调保护激活电平的可调谐触发装置，形成为集成电路提供保护的电路保护装置，以及将可调谐触发装置和电路保护装置电连接到输入/输出垫。

6. 发明申请

US20050093070A1 Fully silicided NMOS device for electrostatic discharge protection 有权
标题翻译：用于静电放电保护的全硅化NMOS器件
公开(公告)号：US20050093070A1
公开(公告)日：2005-05-05
申请号：US10978627
申请日：2004-11-01
申请人： Jun Cai , Keng Lo
发明人： Jun Cai , Keng Lo
IPC分类号： H01L21/336 , H01L21/76 , H01L21/8234 , H01L23/60 , H01L23/62 , H01L27/02 , H01L29/08 , H01L29/10 , H01L29/76 , H01L29/78 , H01L31/062
CPC分类号： H01L29/0847 , H01L27/0266 , H01L29/1083 , H01L29/7833 , Y10S257/90
摘要： A device and method are described for forming a grounded gate NMOS (GGNMOS) device used to provide protection against electrostatic discharge (ESD) in an integrated circuit (IC). The device is achieved by adding n-wells below the source and drain regions. By tailoring the dopant concentration profiles of the p-well and n-wells provided in the fabrication process, peak dopant concentrations are moved below the silicon surface. This moves ESD conduction deeper into the IC where thermal conductivity is improved, thereby avoiding thermal damage occurring with surface conduction. The device does not require a salicidation block or additional implantation and uses standard NMOS fabrication processing steps, making it advantageous over prior art solutions.
摘要翻译：描述了用于形成用于提供集成电路（IC）中的静电放电（ESD）保护的接地栅极NMOS（GGNMOS）器件的器件和方法。该器件通过在源极和漏极区域下方添加n阱来实现。通过调整在制造过程中提供的p阱和n阱的掺杂浓度分布，峰值掺杂剂浓度移动到硅表面以下。这将ESD传导更深地传导到IC中，其中导热性得到改善，从而避免了表面传导引起的热损伤。该器件不需要一个盐化阻滞或额外的植入，并且使用标准的NMOS制造处理步骤，使其优于现有技术的解决方案。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式