会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Automatic equalization system in FM communication circuit
    • FM通信电路中的自动均衡系统
    • US4298983A
    • 1981-11-03
    • US88521
    • 1979-10-26
    • Kazuo KawaiHidetaka YanagidairaMichitoshi Tamori
    • Kazuo KawaiHidetaka YanagidairaMichitoshi Tamori
    • H04B14/00
    • H04B14/006
    • An automatic amplitude and phase equalization system in an FM communication circuit, in which a pilot signal included in a baseband signal of a transmitted FM signal demodulated by an FM demodulator is extracted and frequency-multiplied, a high harmonic wave of the pilot signal generated in the baseband signal is phase-detected using the frequency-multiplied output as a reference signal, an amplitude equalizer provided before the FM demodulator is driven by a component included in the phase detected output and of the same phase as the reference signal, and a phase equalizer provided before the FM demodulator is driven by a component included in the phase detected output and orthogonal to the reference signal, whereby amplitude and phase characteristics of a transmission path of the FM signal are automatically equalized.
    • 一种FM通信电路中的自动幅度相位均衡系统,其中包括在由FM解调器解调的发送的FM信号的基带信号中的导频信号被提取并倍频,产生的导频信号的高次谐波 使用倍频输出作为参考信号来对基带信号进行相位检测,在FM解调器之前提供的幅度均衡器由包含在相位检测输出中的分量驱动并且与参考信号相同的相位被驱动,相位 在FM解调器由包括在相位检测输出中并与参考信号正交的分量驱动之前提供的均衡器,由此FM信号的传输路径的振幅和相位特性自动相等。
    • 6. 发明授权
    • Delay circuit
    • 延时电路
    • US4285045A
    • 1981-08-18
    • US88824
    • 1979-10-26
    • Michitoshi TamoriSotokichi ShintaniHideo KobayashiHidetaka Yanagidaira
    • Michitoshi TamoriSotokichi ShintaniHideo KobayashiHidetaka Yanagidaira
    • H03H15/00H03H17/00H03H17/06H03H17/08H04B3/04H04L25/03H04L25/08H03H7/30
    • H03H17/06H04L25/03133
    • A smear filter and/or a de-smear filter having the characteristics that the delay time is proportional to the frequency comprising (a) a transversal filter having a plurality of delay elements connected in series with one another, the delay time (T) of each delay element being the same as the sampling interval of the input signal, the first delay element being connected to the input terminal, a plurality of potentiometers each connected to the junction points of said delay elements and the output of the last delay element providing the tap weight to each of the tap output, and an adder for providing the sum of the outputs of said potentiometers to provide an output of the present delay circuit, (b) a digital memory storing the precalculated value for each desired delay characteristics for providing the tap weights of said potentiometers, and (c) means for providing the content of said digital memory selectively to the potentiometers according to the desired delay characteristics.
    • 具有延迟时间与频率成比例的特征的拖尾滤波器和/或去除滤波器,包括:(a)具有彼此串联连接的多个延迟元件的横向滤波器,延迟时间(T) 每个延迟元件与输入信号的采样间隔相同,第一延迟元件连接到输入端子,多个电位器各自连接到所述延迟元件的连接点,并且最后延迟元件的输出端提供 每个抽头输出的抽头权重和用于提供所述电位器的输出之和以提供本延迟电路的输出的加法器,(b)数字存储器,存储每个期望延迟特性的预计算值,以提供 所述电位器的抽头重量,以及(c)用于根据期望的延迟特性向所述电位器选择性地提供所述数字存储器的内容的装置。