会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Display device
    • 显示设备
    • US09147496B2
    • 2015-09-29
    • US13486236
    • 2012-06-01
    • Hiroyuki AbeMasahiro MakiHiroaki Komatsu
    • Hiroyuki AbeMasahiro MakiHiroaki Komatsu
    • G09G3/36G11C19/28G09G3/20
    • G09G3/3677G09G3/20G09G3/2018G09G3/3674G09G2310/0281G09G2310/0283G09G2310/0286G09G2310/08G09G2330/021G11C19/28
    • A driving circuit of a display device includes first to third output signal lines which are continuously arranged, a first transistor that has a source connected to the second output signal line and a drain connected to a first clock signal line, and a second transistor that provides a non-active potential to a gate of the first transistor when a second clock signal becomes the active potential, wherein a circuit that outputs the active potential to the first output signal line and the third output signal line is disposed at an opposite side to a circuit that outputs the active potential to the second output signal line with a display region interposed therebetween, and wherein the gate of the first transistor is connected to the first output signal line and the third output signal line via rectifying circuits.
    • 显示装置的驱动电路包括连续布置的第一至第三输出信号线,具有连接到第二输出信号线的源极和连接到第一时钟信号线的漏极的第一晶体管和提供 当第二时钟信号变为有效电位时,对第一晶体管的栅极的非有效电位,其中向第一输出信号线和第三输出信号线输出有效电位的电路设置在与第 电路,其具有介于其间的显示区域向第二输出信号线输出有效电位,并且其中第一晶体管的栅极经由整流电路连接到第一输出信号线和第三输出信号线。
    • 4. 发明申请
    • DISPLAY DEVICE
    • 显示设备
    • US20120306844A1
    • 2012-12-06
    • US13486236
    • 2012-06-01
    • Hiroyuki ABEMasahiro MakiHiroaki Komatsu
    • Hiroyuki ABEMasahiro MakiHiroaki Komatsu
    • G06F3/038
    • G09G3/3677G09G3/20G09G3/2018G09G3/3674G09G2310/0281G09G2310/0283G09G2310/0286G09G2310/08G09G2330/021G11C19/28
    • A driving circuit of a display device includes first to third output signal lines which are continuously arranged, a first transistor that has a source connected to the second output signal line and a drain connected to a first clock signal line, and a second transistor that provides a non-active potential to a gate of the first transistor when a second clock signal becomes the active potential, wherein a circuit that outputs the active potential to the first output signal line and the third output signal line is disposed at an opposite side to a circuit that outputs the active potential to the second output signal line with a display region interposed therebetween, and wherein the gate of the first transistor is connected to the first output signal line and the third output signal line via rectifying circuits.
    • 显示装置的驱动电路包括连续布置的第一至第三输出信号线,具有连接到第二输出信号线的源极和连接到第一时钟信号线的漏极的第一晶体管和提供 当第二时钟信号变为有效电位时,对第一晶体管的栅极的非有效电位,其中向第一输出信号线和第三输出信号线输出有效电位的电路设置在与第 电路,其具有介于其间的显示区域向第二输出信号线输出有效电位,并且其中第一晶体管的栅极经由整流电路连接到第一输出信号线和第三输出信号线。
    • 5. 发明授权
    • Display device including a data selector circuit
    • 显示装置包括数据选择电路
    • US08907993B2
    • 2014-12-09
    • US13424540
    • 2012-03-20
    • Hiroaki KomatsuMasahiro MakiHiroyuki Abe
    • Hiroaki KomatsuMasahiro MakiHiroyuki Abe
    • G09G5/10G09G3/36
    • G09G3/3688G09G2310/0248G09G2310/0297G09G2310/08G09G2320/0233
    • A display device includes a plurality of gate lines, a plurality of data lines, a gate circuit, a driver, and a data selector circuit that includes a plurality of switch groups each of which has a time division switch and a timing adjustment switch that are connected in parallel. The data selector circuit outputs output signals from the driver, which have different polarities every one or more data lines of the plurality of data lines, to the respective data lines. Each of the time division switches and the timing adjustment switches is an NMOS transistor. The driver turns on the timing adjustment switches connected to the data lines to which positive output signals are output from the driver, earlier than the time division switches connected to the data lines to which negative output signals are output from the driver, by a predetermined period.
    • 显示装置包括多个栅极线,多条数据线,门电路,驱动器和数据选择器电路,其包括多个开关组,每个开关组具有时分开关和定时调整开关, 并联连接 数据选择器电路将来自驱动器的输出信号输出到各个数据线,每个数据线的每一条或多条数据线具有不同的极性。 每个时分开关和定时调整开关都是一个NMOS晶体管。 在连接到从驱动器输出负输出信号的数据线的时分开关之前,驱动器接通连接到从驱动器输出正输出信号的数据线的定时调整开关,预定周期 。