专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US10331818B2 Simulation system and simulation method 有权
公开(公告)号：US10331818B2
公开(公告)日：2019-06-25
申请号：US15324966
申请日：2014-07-11
申请人： HITACHI, LTD.
发明人： Yasuyuki Kudo , Kouji Fukuda
IPC分类号： G06F17/11 , G06F17/18 , G06F17/50 , G16H50/50
摘要： A first evaluation function for executing a simulation by calculating an evaluation value using a first parameter and second parameter having values is held, a first simulation is executed, a result group including evaluation values to which a predetermined phenomenon occurs is acquired from the evaluation values calculated by the first simulation, a start value and an end value of the first parameter for analyzing the phenomenon on the basis of the result group are acquired, a second simulation is executed by calculating evaluation values corresponding to the values of the first parameter from the start value to the end value using the values of the second parameter and the first evaluation function, and data for displaying the evaluation values calculated by the second simulation in such a manner as to be continuous with the evaluation values in the result group corresponding to the start value is output.

2. 发明授权

US08963637B2 Semiconductor device and communication device 有权
标题翻译：半导体器件和通信设备
公开(公告)号：US08963637B2
公开(公告)日：2015-02-24
申请号：US13901387
申请日：2013-05-23
申请人： Hitachi, Ltd.
发明人： Hideki Koba , Keiki Watanabe , Kouji Fukuda
IPC分类号： H03F3/45
CPC分类号： H03G3/004 , H03G1/0029
摘要： A semiconductor device capable of achieving high speed performance in addition to correction of differential offset and a communication device provided with the semiconductor device are provided. For example, there are provided: a variable gain type differential amplifier circuit VGA1 which receives a gain setting signal ASET, which amplifies differential input signals INP and INN by a gain indicated by the gain setting signal, and which outputs differential output signals OUTP′ and OTUN′; and an offset correcting circuit unit OFCBK1 which cancels an offset voltage (VOF and VOFO) generated in the VGA1. Here, the OFCBK1 cancels an output offset voltage VOFO (which results in an input offset voltage VOF) by receiving the ASET, generating a correction voltage changed in accordance with the gain, and adding the correction voltage to the OUTP′ and OUTN′.
摘要翻译：提供了除了校正差分偏移之外还能够实现高速性能的半导体器件和设置有半导体器件的通信设备。例如，提供：可变增益型差分放大电路VGA1，其接收增益设定信号ASET，该增益设定信号ASET以差分输入信号INP和INN放大由增益设定信号所表示的增益，并输出差分输出信号OUTP'和 OTUN' 以及抵消VGA1中产生的偏移电压（VOF和VOFO）的偏移校正电路单元OFCBK1。这里，OFCBK1通过接收ASET来消除输出偏移电压VOFO（其产生输入偏移电压VOF），产生根据增益而改变的校正电压，并将校正电压加到OUTP'和OUTN'。

3. 发明授权

US10452721B2 Autopoietic information processing system and method 有权
公开(公告)号：US10452721B2
公开(公告)日：2019-10-22
申请号：US15505565
申请日：2014-08-22
申请人： HITACHI, LTD.
发明人： Takeshi Kato , Hiroyuki Mizuno , Yasuyuki Kudo , Masanao Yamaoka , Junichi Miyakoshi , Kouji Fukuda , Yasuhiro Asa
IPC分类号： G06F17/30 , G06F16/904 , G06F16/901 , G06F16/9038 , G06F16/903 , G06F7/14 , G06N3/02 , G06N5/00
摘要： An autopoietic information processing system which is an information processing system for collecting and outputting information includes: a means that inputs first information; a means that collects second information related to the first information; a means that selects third information from the second information; a means that outputs second or third information; a means that collects the second information by setting the third information as new first information; a means that merges the existing second information and new second information at a predetermined rate; a means that selects new third information from the merged second information; and a means that outputs the merged second information or the new third information. The means are recursively operated to continuously provide new information which leads to awareness and discovery of a user.

4. 发明申请

US20130314158A1 SEMICONDUCTOR DEVICE AND COMMUNICATION DEVICE 有权
标题翻译：半导体器件和通信设备
公开(公告)号：US20130314158A1
公开(公告)日：2013-11-28
申请号：US13901387
申请日：2013-05-23
申请人： Hitachi, Ltd.
发明人： Hideki Koba , Keiki Wantanabe , Kouji Fukuda
IPC分类号： H03G3/00
CPC分类号： H03G3/004 , H03G1/0029
摘要： A semiconductor device capable of achieving high speed performance in addition to correction of differential offset and a communication device provided with the semiconductor device are provided. For example, there are provided: a variable gain type differential amplifier circuit VGA1 which receives a gain setting signal ASET, which amplifies differential input signals INP and INN by a gain indicated by the gain setting signal, and which outputs differential output signals OUTP′ and OTUN′; and an offset correcting circuit unit OFCBK1 which cancels an offset voltage (VOF and VOFO) generated in the VGA1. Here, the OFCBK1 cancels an output offset voltage VOFO (which results in an input offset voltage VOF) by receiving the ASET, generating a correction voltage changed in accordance with the gain, and adding the correction voltage to the OUTP′ and OUTN′.
摘要翻译：提供了除了校正差分偏移之外还能够实现高速性能的半导体器件和设置有半导体器件的通信设备。例如，提供：可变增益型差分放大电路VGA1，其接收增益设定信号ASET，该增益设定信号ASET以差分输入信号INP和INN放大由增益设定信号所表示的增益，并输出差分输出信号OUTP'和 OTUN' 以及抵消VGA1中产生的偏移电压（VOF和VOFO）的偏移校正电路单元OFCBK1。这里，OFCBK1通过接收ASET来消除输出偏移电压VOFO（其产生输入偏移电压VOF），产生根据增益而改变的校正电压，并将校正电压加到OUTP'和OUTN'。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式