会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明申请
    • Inclusion of low-k dielectric material between bit lines
    • 在位线之间包含低k电介质材料
    • US20050085096A1
    • 2005-04-21
    • US10689233
    • 2003-10-20
    • Kia LowLarry NesbitGeorge Feng
    • Kia LowLarry NesbitGeorge Feng
    • H01L21/469H01L21/768H01L21/8242
    • H01L27/10864H01L27/10885
    • Low-k dielectric materials are incorporated as an insulator material between bit lines and an inter-level dielectric material. The device is first processed in a known manner, up to and including the deposition and anneal of the bit line metal, using a higher dielectric constant material that can withstand the higher temperature process steps as the insulator between the bit lines. Then, the higher dielectric constant material is removed using an etch that is selective to the bit line metal, and the low-k dielectric material is deposited. The low-k material may then be planarized to the top of the bit lines, and further low-k material deposited as an inter-level dielectric. Alternatively, sufficient low-k material is deposited in a single step to both fill the gaps between the bit lines as well as serve as an inter-level dielectric, and then the low-k dielectric material is planarized. Standard processing may then be carried out.
    • 低k电介质材料作为位线和层间电介质材料之间的绝缘体材料并入。 首先使用能够承受作为位线之间的绝缘体的较高温度工艺步骤的较高介电常数材料,以已知的方式处理器件,直到并包括位线金属的沉积和退火。 然后,使用对位线金属有选择性的蚀刻去除较高的介电常数材料,并沉积低介电常数材料。 然后可以将低k材料平面化到位线的顶部,并且将另外的低k材料沉积为层间电介质。 或者,在单个步骤中沉积足够的低k材料,以填充位线之间的间隙以及用作层间电介质,然后将低k电介质材料平坦化。 然后可以执行标准处理。