专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07366397B2 V-Chip data processing for decoder with personal video recording functionality 失效
标题翻译：具有个人视频录制功能的解码器的V-Chip数据处理
公开(公告)号：US07366397B2
公开(公告)日：2008-04-29
申请号：US10166824
申请日：2002-06-11
申请人： Frederick G. Walls , Sandeep Bhatia , Joshua J. Stults , Vijayanand Aralaguppe , Sherman (Xuemin) Chen , Daniel Z. Simon
发明人： Frederick G. Walls , Sandeep Bhatia , Joshua J. Stults , Vijayanand Aralaguppe , Sherman (Xuemin) Chen , Daniel Z. Simon
IPC分类号： H04N5/76 , H04N7/00
CPC分类号： H04N21/4341 , H04N5/76 , H04N5/783 , H04N9/79 , H04N9/7921 , H04N21/4147 , H04N21/4305 , H04N21/8455
摘要： Systems and method for processing v-chip data for an MPEG-2 decoder with personal video recording functionality are provided. In one example, a system that processes V-Chip data with personal video recording functionality may include a data transport engine and a video decoder. The video decoder may be coupled to the data transport engine and may be adapted to parse out V-Chip data.
摘要翻译：提供了用于处理具有个人视频记录功能的MPEG-2解码器的v码片数据的系统和方法。在一个示例中，用个人视频记录功能处理V-Chip数据的系统可以包括数据传输引擎和视频解码器。视频解码器可以耦合到数据传输引擎，并且可以适于解析V-Chip数据。

2. 发明申请

US20080232771A1 V-CHIP DATA PROCESSING FOR DECODER WITH PERSONAL VIDEO RECORDING FUNCTIONALITY 有权
标题翻译：用于具有个人视频记录功能的解码器的V-CHIP数据处理
公开(公告)号：US20080232771A1
公开(公告)日：2008-09-25
申请号：US12055847
申请日：2008-03-26
申请人： Frederick G. Walls , Sandeep Bhatia , Joshua J. Stults , Vijayanand Aralaguppe , Sherman (Xuemin) Chen , Daniel Z. Simon
发明人： Frederick G. Walls , Sandeep Bhatia , Joshua J. Stults , Vijayanand Aralaguppe , Sherman (Xuemin) Chen , Daniel Z. Simon
IPC分类号： H04N7/26
CPC分类号： H04N21/4341 , H04N5/76 , H04N5/783 , H04N9/79 , H04N9/7921 , H04N21/4147 , H04N21/4305 , H04N21/8455
摘要： Systems and method for processing v-chip data for an MPEG-2 decoder with personal video recording functionality are provided. In one example, a system that processes V-Chip data with personal video recording functionality may include a data transport engine and a video decoder. The video decoder may be coupled to the data transport engine and may be adapted to parse out V-Chip data.
摘要翻译：提供了用于处理具有个人视频记录功能的MPEG-2解码器的v码片数据的系统和方法。在一个示例中，用个人视频记录功能处理V-Chip数据的系统可以包括数据传输引擎和视频解码器。视频解码器可以耦合到数据传输引擎，并且可以适于解析V-Chip数据。

3. 发明授权

US08855130B2 Method and apparatus for demultiplexing, merging, and duplicating packetized elementary stream/program stream/elementary stream data 有权
标题翻译：用于解复用，合并和复制分组化的基本流/节目流/基本流数据的方法和装置
公开(公告)号：US08855130B2
公开(公告)日：2014-10-07
申请号：US13362746
申请日：2012-01-31
申请人： Stephane W. Rodgers , Daniel Z. Simon
发明人： Stephane W. Rodgers , Daniel Z. Simon
IPC分类号： H04J3/00 , H04N7/52 , H04N21/44 , H04N21/434
CPC分类号： H04N7/52 , H04N21/434 , H04N21/44004
摘要： Presented herein are system(s) for demultiplexing, merging, and duplicating packetized elementary stream/program stream/elementary stream data. In one embodiment, there is presented a system for processing data. The system comprises a first circuit and a memory. The first circuit receives transport packets carrying the data. The memory stores data and comprises at least one context. The first circuit maps the data associated with at least one channel to the at least one context.
摘要翻译：这里呈现的是用于解复用，合并和复制分组化的基本流/节目流/基本流数据的系统。在一个实施例中，提出了一种用于处理数据的系统。该系统包括第一电路和存储器。第一个电路接收携带数据的传输数据包。存储器存储数据并且包括至少一个上下文。第一电路将与至少一个信道相关联的数据映射到至少一个上下文。

4. 发明授权

US08264960B2 Method and system for sharing AV/record resources in a programmable transport demultiplexer and PVR engine 有权
标题翻译：用于在可编程传输解复用器和PVR引擎中共享AV /记录资源的方法和系统
公开(公告)号：US08264960B2
公开(公告)日：2012-09-11
申请号：US11385468
申请日：2006-03-21
申请人： Stephane W. Rodgers , Daniel Z. Simon
发明人： Stephane W. Rodgers , Daniel Z. Simon
IPC分类号： G01R31/08 , G06F11/00
CPC分类号： H04N21/434 , H04N9/7921 , H04N21/2389 , H04N21/4147 , H04N21/426 , H04N21/4341 , H04N21/4347 , H04N21/4385
摘要： A method and system are provided for sharing AV/record resources in a programmable transport/demultiplexer and personal video recorder (PVR) engine. The method may involve utilizing hardware assist architecture to partially process incoming packets, retrieve information about the packets, and write the retrieved information to a memory. A processor programmed with firmware may then utilize the information in memory to perform further processing on the packet data. The processor programmed with firmware may then set up configuration parameters that may be used by the hardware assist architecture to further process the packet. The parameters may be configured such that they may be independent of the format of the packet, where the hardware assist architecture functions may be utilized for processing packets regardless of their format. The system may comprise the hardware assist architecture, the processor programmed with firmware, and a memory.
摘要翻译：提供了一种用于在可编程传输/解复用器和个人录像机（PVR）引擎中共享AV /记录资源的方法和系统。该方法可以涉及利用硬件辅助架构来部分地处理传入分组，检索关于分组的信息，以及将检索到的信息写入存储器。用固件编程的处理器然后可以利用存储器中的信息来对分组数据执行进一步的处理。用固件编程的处理器然后可以设置可由硬件辅助架构使用以进一步处理分组的配置参数。参数可以被配置为使得它们可以独立于分组的格式，其中硬件辅助架构功能可以被用于处理分组，而不管其格式如何。该系统可以包括硬件辅助架构，用固件编程的处理器和存储器。

5. 发明授权

US06804782B1 Countermeasure to power attack and timing attack on cryptographic operations 有权
标题翻译：电力攻击和加密操作定时攻击的对策
公开(公告)号：US06804782B1
公开(公告)日：2004-10-12
申请号：US09373866
申请日：1999-08-13
申请人： Xin Qiu , Eric J. Sprunk , Daniel Z. Simon , Lawrence Tang , Lawrence R. Cook
发明人： Xin Qiu , Eric J. Sprunk , Daniel Z. Simon , Lawrence Tang , Lawrence R. Cook
IPC分类号： G06F1130
CPC分类号： G06F9/3001 , G06F2207/7219 , H04L9/003 , H04L9/005 , H04L9/3013 , H04L9/302
摘要： A cryptography circuit provides secure processing of data by utilizing countermeasures that combat timing and power attacks. Superfluous operations such as multiplication operations, modular reductions by an integer, storage of data to memory are available for use by a processor to disguise the amount of power usage and the amount of time required to perform a cryptographic operation. A cryptographic key is available for use in order to trigger when these emulated operations occur. The occurrences of the emulated operations is controlled by the user to provide the preferred tradeoff between security and use of resources.
摘要翻译：加密电路通过利用对抗定时和电源攻击的对策来提供对数据的安全处理。多余的操作，例如乘法运算，整数模块化减少，数据存储到存储器可供处理器使用，以掩盖功率使用量和执行加密操作所需的时间。可以使用加密密钥来在这些仿真操作发生时触发。仿真操作的发生由用户控制，以提供资源的安全性和使用之间的首选权衡。

6. 发明申请

US20120128008A1 METHOD AND APPARATUS FOR DEMULTIPLEXING, MERGING, AND DUPLICATING PACKETIZED ELEMENTARY STREAM/PROGRAM STREAM/ELEMENTARY STREAM DATA 有权
标题翻译：用于解密，合并和复制的封装的元素流/程序流/元数据流数据的方法和装置
公开(公告)号：US20120128008A1
公开(公告)日：2012-05-24
申请号：US13362746
申请日：2012-01-31
申请人： Stephane W. Rodgers , Daniel Z. Simon
发明人： Stephane W. Rodgers , Daniel Z. Simon
IPC分类号： H04L12/28
CPC分类号： H04N7/52 , H04N21/434 , H04N21/44004
摘要： Presented herein are system(s) for demultiplexing, merging, and duplicating packetized elementary stream/program stream/elementary stream data. In one embodiment, there is presented a system for processing data. The system comprises a first circuit and a memory. The first circuit receives transport packets carrying the data. The memory stores data and comprises at least one context. The first circuit maps the data associated with at least one channel to the at least one context.
摘要翻译：这里呈现的是用于解复用，合并和复制分组化的基本流/节目流/基本流数据的系统。在一个实施例中，提出了一种用于处理数据的系统。该系统包括第一电路和存储器。第一个电路接收携带数据的传输数据包。存储器存储数据并且包括至少一个上下文。第一电路将与至少一个信道相关联的数据映射到至少一个上下文。

7. 发明授权

US08135046B2 Method and apparatus for demultiplexing, merging, and duplicating packetized elementary stream/program stream/elementary stream data 有权
标题翻译：用于解复用，合并和复制分组化的基本流/节目流/基本流数据的方法和装置
公开(公告)号：US08135046B2
公开(公告)日：2012-03-13
申请号：US11273102
申请日：2005-11-11
申请人： Stephane W. Rodgers , Daniel Z. Simon
发明人： Stephane W. Rodgers , Daniel Z. Simon
IPC分类号： H04J3/00
CPC分类号： H04N7/52 , H04N21/434 , H04N21/44004
摘要： Presented herein are system(s) for demultiplexing, merging, and duplicating packetized elementary stream/program stream/elementary stream data. In one embodiment, there is presented a system for processing data. The system comprises a first circuit and a memory. The first circuit receives transport packets carrying the data. The memory stores data and comprises at least one context. The first circuit maps the data associated with at least one channel to the at least one context.
摘要翻译：这里呈现的是用于解复用，合并和复制分组化的基本流/节目流/基本流数据的系统。在一个实施例中，提出了一种用于处理数据的系统。该系统包括第一电路和存储器。第一个电路接收携带数据的传输数据包。存储器存储数据并且包括至少一个上下文。第一电路将与至少一个信道相关联的数据映射到至少一个上下文。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式