专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08692571B2 Apparatus and method for measuring degradation of CMOS VLSI elements 有权
标题翻译：用于测量CMOS VLSI元件退化的装置和方法
公开(公告)号：US08692571B2
公开(公告)日：2014-04-08
申请号：US13183521
申请日：2011-07-15
申请人： Fang-Shi Jordan Lai , Chih-Cheng Lu , Yung-Fu Lin , Hsu-Feng Hsueh , Chin-Hao Chang , Cheng Yen Weng , Manoj M. Mhala
发明人： Fang-Shi Jordan Lai , Chih-Cheng Lu , Yung-Fu Lin , Hsu-Feng Hsueh , Chin-Hao Chang , Cheng Yen Weng , Manoj M. Mhala
IPC分类号： G01R31/00 , G01R31/319
CPC分类号： G01R31/31924 , G01R31/2642
摘要： The reliability of an integrated circuit is inferred from the operational characteristics of sample metal oxide semiconductor (MOS) devices switchably coupled to drain/source bias and gate input voltages that are nominal, versus voltage and current conditions that elevate stress and cause temporary or permanent degradation, e.g., hot carrier injection (HCI), bias temperature instability (BTI, NBTI, PBTI), time dependent dielectric breakdown (TDDB). The MOS devices under test (preferably both PMOS and NMOS devices tested concurrently or in turn) are configured as current sources in the supply of power to a ring oscillator having cascaded inverter stages, thereby varying the oscillator frequency as a measure of the effects of stress on the devices under test, but without elevating the stress applied to the inverter stages.
摘要翻译：集成电路的可靠性是根据样品金属氧化物半导体（MOS）器件的可操作特性推断的，该器件可以切换地耦合到漏极/源极偏置和栅极输入电压，这些标称电压和电流条件会提高应力并引起临时或永久性降解，例如热载流子注入（HCI），偏置温度不稳定性（BTI，NBTI，PBTI），时间依赖介电击穿（TDDB）。所测试的MOS器件（优选同时或同时测试的PMOS和NMOS器件）被配置为向具有级联的反相器级的环形振荡器供电的电流源，从而改变振荡器频率作为应力的影响的量度在被测设备上，但不会升高施加到逆变器级的应力。

2. 发明授权

US08493259B2 Pipeline analog-to-digital converter 有权
标题翻译：管道模数转换器
公开(公告)号：US08493259B2
公开(公告)日：2013-07-23
申请号：US13311639
申请日：2011-12-06
申请人： Fang-Shi Jordan Lai , Hsu-Feng Hsueh , Chin-Hao Chang , Cheng Yen Weng , Chih-Cheng Lu , Manoj M. Mhala , Yung-Fu Lin
发明人： Fang-Shi Jordan Lai , Hsu-Feng Hsueh , Chin-Hao Chang , Cheng Yen Weng , Chih-Cheng Lu , Manoj M. Mhala , Yung-Fu Lin
IPC分类号： H03M1/34
CPC分类号： H03M1/1014 , H03M1/0695 , H03M1/168 , H03M1/44
摘要： A pipelined ADC includes a first, second, and third pairs of comparators. The first pair of comparators compare an input voltage to a first positive reference voltage and to a first negative reference voltage. The second pair of comparators compare the input voltage to a second positive reference voltage and to a second negative reference voltage. Each comparator of the first and second pairs of comparators outputs a digital signal to an encoder. A third pair of comparators compares the input voltage to a third positive reference voltage and to a third negative reference voltage, and a comparator compares the input voltage to ground. The comparator and each comparator of the third pair of comparators is configured to output respective digital signals to an encoder. A multiplying digital-to-analog converter outputs a voltage based on the input voltage, an output from the encoder, and an output of the random number generator.
摘要翻译：流水线模数转换器包括第一，第二和第三对比较器。第一对比较器将输入电压与第一正参考电压和第一负参考电压进行比较。第二对比较器将输入电压与第二正参考电压和第二负参考电压进行比较。第一和第二对比较器的每个比较器向编码器输出数字信号。第三对比较器将输入电压与第三正参考电压和第三负参考电压进行比较，比较器将输入电压与地比较。比较器和第三对比较器对的每个比较器被配置为将相应的数字信号输出到编码器。乘法数模转换器输出基于输入电压的电压，来自编码器的输出和随机数发生器的输出。

3. 发明授权

US08416105B2 ADC calibration apparatus 有权
标题翻译： ADC校准装置
公开(公告)号：US08416105B2
公开(公告)日：2013-04-09
申请号：US13029754
申请日：2011-02-17
申请人： Fang-Shi Jordan Lai , Chin-Hao Chang , Manoj M. Mhala , Hsu-Feng Hsueh , Yung-Fu Lin , Cheng Yen Weng
发明人： Fang-Shi Jordan Lai , Chin-Hao Chang , Manoj M. Mhala , Hsu-Feng Hsueh , Yung-Fu Lin , Cheng Yen Weng
IPC分类号： H03M1/10
CPC分类号： H03M1/1061 , H03M1/361
摘要： An analog-to-digital (ADC) calibration apparatus comprises a calibration buffer, a comparator and a digital calibration block. Each reference voltage is sent to a track-and-hold amplifier as well as the calibration buffer. The comparator compares the output from the track-and-hold amplifier and the output from the calibration buffer and generates a binary number. Based upon a successive approximation method, the digital calibration block finds a correction voltage for ADC offset and nonlinearity compensation. By employing the ADC calibration apparatus, each reference voltage can be calibrated and the corresponding correction voltage can be used to modify the reference voltage during an ADC process.
摘要翻译：模数（ADC）校准装置包括校准缓冲器，比较器和数字校准块。每个参考电压被发送到跟踪和保持放大器以及校准缓冲器。比较器比较跟踪和保持放大器的输出和校准缓冲区的输出，并生成二进制数。基于逐次逼近方法，数字校准块找到用于ADC偏移和非线性补偿的校正电压。通过采用ADC校准装置，可以校准每个参考电压，并且可以使用相应的校正电压来修改ADC过程中的参考电压。

4. 发明申请

US20120212359A1 ADC Calibration Apparatus 有权
标题翻译： ADC校准装置
公开(公告)号：US20120212359A1
公开(公告)日：2012-08-23
申请号：US13029754
申请日：2011-02-17
申请人： Fang-Shi Jordan Lai , Chin-Hao Chang , Manoj M. Mhala , Hsu-Feng Hsueh , Yung-Fu Lin , Cheng Yen Weng
发明人： Fang-Shi Jordan Lai , Chin-Hao Chang , Manoj M. Mhala , Hsu-Feng Hsueh , Yung-Fu Lin , Cheng Yen Weng
IPC分类号： H03M1/10 , H03K5/22
CPC分类号： H03M1/1061 , H03M1/361
摘要： An analog-to-digital (ADC) calibration apparatus comprises a calibration buffer, a comparator and a digital calibration block. Each reference voltage is sent to a track-and-hold amplifier as well as the calibration buffer. The comparator compares the output from the track-and-hold amplifier and the output from the calibration buffer and generates a binary number. Based upon a successive approximation method, the digital calibration block finds a correction voltage for ADC offset and nonlinearity compensation. By employing the ADC calibration apparatus, each reference voltage can be calibrated and the corresponding correction voltage can be used to modify the reference voltage during an ADC process.
摘要翻译：模数（ADC）校准装置包括校准缓冲器，比较器和数字校准块。每个参考电压被发送到跟踪和保持放大器以及校准缓冲器。比较器比较跟踪和保持放大器的输出和校准缓冲区的输出，并生成二进制数。基于逐次逼近方法，数字校准块找到用于ADC偏移和非线性补偿的校正电压。通过采用ADC校准装置，可以校准每个参考电压，并且可以使用相应的校正电压来修改ADC过程中的参考电压。

5. 发明授权

US08228221B2 Method and apparatus for calibrating sigma-delta modulator 有权
标题翻译：用于校准Σ-Δ调制器的方法和装置
公开(公告)号：US08228221B2
公开(公告)日：2012-07-24
申请号：US12891952
申请日：2010-09-28
申请人： Fang-Shi Jordan Lai , Hsu-Feng Hsueh , Cheng Yen Weng , Yung-Fu Lin , Manoj M. Mhala , Tao Wen Chung , Chin-Hao Chang
发明人： Fang-Shi Jordan Lai , Hsu-Feng Hsueh , Cheng Yen Weng , Yung-Fu Lin , Manoj M. Mhala , Tao Wen Chung , Chin-Hao Chang
IPC分类号： H03M3/02
CPC分类号： H03M3/38 , H03M3/414
摘要： In a method of converting an analog signal to digital format, an analog input signal is received and processed using sigma-delta modulation to provide a first digital signal that represents the analog input signal in digital format and to provide a second digital signal that represents a first error introduced during the sigma-delta modulation. A second error that is error introduced during the sigma-delta modulation is estimated. A pre-correction signal is determined based on the first and second digital signals. A difference between the estimated second error and the pre-correction digital signal is determined to provide a digital output signal representing the analog input signal in digital format. An error correction element operable to adjust the digital output signal based on the analog input signal, the digital output signal, and the second digital signal is controlled.
摘要翻译：在将模拟信号转换为数字格式的方法中，使用Σ-Δ调制接收和处理模拟输入信号，以提供表示数字格式的模拟输入信号的第一数字信号，并提供表示第在Σ-Δ调制期间引入的第一个误差。估计在Σ-Δ调制期间引入误差的第二个误差。基于第一和第二数字信号确定预校正信号。确定估计的第二误差和预校正数字信号之间的差异以提供表示数字格式的模拟输入信号的数字输出信号。控制基于模拟输入信号，数字输出信号和第二数字信号来调整数字输出信号的纠错元件。

6. 发明授权

US08279102B2 Method and apparatus for analog to digital conversion 有权
标题翻译：用于模数转换的方法和装置
公开(公告)号：US08279102B2
公开(公告)日：2012-10-02
申请号：US12898261
申请日：2010-10-05
申请人： Fang-Shi Jordan Lai , Hsu-Feng Hsueh , Cheng Yen Weng , Yung-Fu Lin , Manoj M. Mhala , Tao Wen Chung , Chin-Hao Chang
发明人： Fang-Shi Jordan Lai , Hsu-Feng Hsueh , Cheng Yen Weng , Yung-Fu Lin , Manoj M. Mhala , Tao Wen Chung , Chin-Hao Chang
IPC分类号： H03M1/38
CPC分类号： H03M1/1215 , H03M1/164 , H03M1/442
摘要： An analog to digital converter (ADC) comprises an input node having a variable analog input voltage, first and second switched capacitor circuits, an operational amplifier, and a control circuit. The first switched capacitor circuit has first and second capacitors and is coupled to the input node, and the second switched capacitor circuit has third and fourth capacitors and is coupled to the input node. The operational amplifier is configured to be conditionally coupled to only one of the first and second switched capacitor circuits at a time and configured to conditionally provide feedback to the switched capacitor circuits via an output node. The control circuit is coupled to the first and second switched capacitor circuits for conditional coupling to the operational amplifier.
摘要翻译：模数转换器（ADC）包括具有可变模拟输入电压的输入节点，第一和第二开关电容器电路，运算放大器和控制电路。第一开关电容器电路具有第一和第二电容器并且耦合到输入节点，并且第二开关电容器电路具有第三和第四电容器并且耦合到输入节点。运算放大器被配置为一次有条件地耦合到第一和第二开关电容器电路中的一个，并且被配置为通过输出节点有条件地向开关电容器电路提供反馈。控制电路耦合到第一和第二开关电容器电路以用于与运算放大器的条件耦合。

7. 发明申请

US20120212361A1 SWITCHED-CAPACITOR CIRCUIT WITH LOW SIGNAL DEGRADATION 有权
标题翻译：具有低信号降级的开关电容电路
公开(公告)号：US20120212361A1
公开(公告)日：2012-08-23
申请号：US13030862
申请日：2011-02-18
申请人： Fang-Shi Lai , Manoj M. Mhala , Yung-Fu Lin , Hsu-Feng Hsueh , Chin-Hao Chang , Cheng Yen Weng
发明人： Fang-Shi Lai , Manoj M. Mhala , Yung-Fu Lin , Hsu-Feng Hsueh , Chin-Hao Chang , Cheng Yen Weng
IPC分类号： H03M3/02 , H03K5/22
CPC分类号： H03K5/24 , H03M3/352 , H03M3/45 , H03M3/452
摘要： A switched-capacitor circuit is disclosed. The switched-capacitor circuit includes a comparator having a first and second input, a first and second sampling capacitor, and a first and second switching circuitry. The first switching circuitry charges the first and second sampling capacitor with an input signal. The second switching circuitry selectively couples the first sampling capacitor with a reference voltage and selectively couples the second sampling capacitor and the first and second input of the comparator to a common voltage. The comparator performs a compare of the input signals against the reference voltage, and outputs a signal.
摘要翻译：公开了一种开关电容器电路。开关电容器电路包括具有第一和第二输入，第一和第二采样电容器以及第一和第二开关电路的比较器。第一开关电路用输入信号对第一和第二采样电容器充电。第二开关电路选择性地将第一采样电容器与参考电压耦合，并且将第二采样电容器和比较器的第一和第二输入端选择性地耦合到公共电压。比较器执行输入信号与参考电压的比较，并输出信号。

8. 发明授权

US08441384B2 Switched-capacitor circuit with low signal degradation 有权
标题翻译：开关电容电路信号衰减低
公开(公告)号：US08441384B2
公开(公告)日：2013-05-14
申请号：US13030862
申请日：2011-02-18
申请人： Fang-Shi Lai , Manoj M. Mhala , Yung-Fu Lin , Hsu-Feng Hsueh , Chin-Hao Chang , Cheng Yen Weng
发明人： Fang-Shi Lai , Manoj M. Mhala , Yung-Fu Lin , Hsu-Feng Hsueh , Chin-Hao Chang , Cheng Yen Weng
IPC分类号： H03M3/00
CPC分类号： H03K5/24 , H03M3/352 , H03M3/45 , H03M3/452
摘要： A switched-capacitor circuit is disclosed. The switched-capacitor circuit includes a comparator having a first and second input, a first and second sampling capacitor, and a first and second switching circuitry. The first switching circuitry charges the first and second sampling capacitor with an input signal. The second switching circuitry selectively couples the first sampling capacitor with a reference voltage and selectively couples the second sampling capacitor and the first and second input of the comparator to a common voltage. The comparator performs a compare of the input signals against the reference voltage, and outputs a signal.
摘要翻译：公开了一种开关电容器电路。开关电容器电路包括具有第一和第二输入，第一和第二采样电容器以及第一和第二开关电路的比较器。第一开关电路用输入信号对第一和第二采样电容器充电。第二开关电路选择性地将第一采样电容器与参考电压耦合，并且将第二采样电容器和比较器的第一和第二输入端选择性地耦合到公共电压。比较器执行输入信号与参考电压的比较，并输出信号。

9. 发明申请

US20080285498A1 Key recognition method and wireless communication system 有权
标题翻译：密钥识别方法和无线通信系统
公开(公告)号：US20080285498A1
公开(公告)日：2008-11-20
申请号：US11902017
申请日：2007-09-18
申请人： Chih-Fang Lee , Chin-Hao Chang , Ming-Kuei Chou
发明人： Chih-Fang Lee , Chin-Hao Chang , Ming-Kuei Chou
IPC分类号： H04Q7/00
CPC分类号： H04W12/08
摘要： A key recognition method and a key recognition system are applied to a wireless bridging apparatus and a terminal apparatus with a wireless communication function. When a user uses the wireless bridging apparatus at a first time, the user cannot connect the wireless bridging apparatus to a wireless network through the terminal apparatus until key verification between the terminal apparatus and the wireless bridging apparatus has been conducted and passed. The key recognition method includes the steps of: transmitting, by the wireless bridging apparatus, an original code to the terminal apparatus; encoding, by the terminal apparatus, the original code to obtain a transformed code; encoding, by the terminal apparatus, the original code and the transformed code to obtain a recognition code; and transmitting, by the terminal apparatus, the recognition code to the wireless bridging apparatus for verification and communication establishment.
摘要翻译：密钥识别方法和密钥识别系统应用于具有无线通信功能的无线桥接装置和终端装置。当用户第一次使用无线桥接设备时，用户不能通过终端设备将无线桥接设备连接到无线网络，直到终端设备和无线桥接设备的密钥验证已经被执行和通过。密钥识别方法包括以下步骤：由无线桥接装置向终端装置发送原始码; 由终端装置对原始码进行编码以获得变换码; 由终端装置对原始码和变换码进行编码，得到识别码; 以及由所述终端装置将所述识别码发送到所述无线桥接装置，以进行验证和通信建立。

10. 发明授权

US07236806B2 Baseband card architecture for a base transceiver station 失效
标题翻译：用于基站收发器的基带卡架构
公开(公告)号：US07236806B2
公开(公告)日：2007-06-26
申请号：US10708600
申请日：2004-03-14
申请人： Chin-Hao Chang
发明人： Chin-Hao Chang
IPC分类号： H04B1/38
CPC分类号： H04B1/40
摘要： A baseband card for a base transceiver station of a cellular communications network includes a receive unit containing at least one receive module for receiving an uplink data from an RF signal processing unit and a first interface for sending and receiving data. The baseband card also includes a transmit unit containing a second interface for communicating with the receive unit, a third interface for communicating with the cellular communications network, an interface controller for receiving the uplink data from the receive unit via the first and second interfaces and for transmitting the uplink data to the cellular communications network via the third interface, and at least one transmit module for transmitting a downlink data received from the cellular communications network through the third interface and the interface controller to the RF signal processing unit.
摘要翻译：用于蜂窝通信网络的基站的基带卡包括接收单元，该接收单元包含用于从RF信号处理单元接收上行链路数据的至少一个接收模块和用于发送和接收数据的第一接口。基带卡还包括发送单元，该发送单元包括用于与接收单元通信的第二接口，用于与蜂窝通信网络进行通信的第三接口，用于经由第一和第二接口从接收单元接收上行链路数据的接口控制器，经由所述第三接口将所述上行链路数据发送到所述蜂窝通信网络;以及至少一个发送模块，用于通过所述第三接口和所述接口控制器向所述RF信号处理单元发送从所述蜂窝通信网络接收的下行链路数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式