会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明申请
    • BIT ALLOCATION METHOD, APPARATUS FOR MULTICARRIER MODULATION SIGNAL, AND SYSTEM
    • 位分配方法,MULARARRIER调制信号的装置和系统
    • US20160127091A1
    • 2016-05-05
    • US14927636
    • 2015-10-30
    • FUJITSU LIMITED
    • Weizhen YANBo LiuLei LiZhenning Tao
    • H04L5/00
    • A bit allocation method, apparatus for a multicarrier modulation signal and a system where the method includes: lowering the number of bits of a subcarrier of minimum average power in subcarriers of the multicarrier modulation signal allocated with a maximum number of bits according to a predetermined total number of bits to be adjusted including setting a total number of bits to be adjusted; determining a target number of bits according to the total number of bits; allocating a bit number for each subcarrier of the multicarrier modulation signal by using a predetermined bit allocation method according to the target; and lowering the number of bits of a subcarrier of minimum average power in the subcarriers allocated with a maximum number of bits, until a lowered total number of bits is equal to the total number of bits to be adjusted.
    • 一种分配方法,一种多载波调制信号的装置和一种系统,该方法包括:根据预定的总和,分配最大位数的多载波调制信号的子载波中的子载波中的最小平均功率的子载波的比特数 要调整的比特数,包括设置要调整的总比特数; 根据总位数确定目标位数; 通过使用根据目标的预定比特分配方法为多载波调制信号的每个子载波分配比特数; 并且降低分配有最大比特数的子载波中的最小平均功率的子载波的比特数,直到下降的总比特数等于要调整的比特数。
    • 5. 发明申请
    • NONLINEAR COMPENSATING APPARATUS AND METHOD, TRANSMITTER AND COMMUNICATION SYSTEM
    • 非线性补偿装置和方法,发射机和通信系统
    • US20160036473A1
    • 2016-02-04
    • US14884239
    • 2015-10-15
    • FUJITSU LIMITED
    • Bo LIUWeizhen YanLei Li
    • H04B1/04H04B1/62
    • H04B1/0475H03F1/3241H04B1/62H04B2001/0425H04L25/03343
    • A nonlinear compensating apparatus and method, a transmitter and a communication system are provided. The apparatus includes a preprocessor configured to preprocess a transmitted signal according to a pre-obtained preprocessing coefficient and a predistorter configured to perform predistortion for the preprocessed signal, and a result of comparison of a characteristic parameter of the signal that has been preprocessed and then predistorted with that of the transmitted signal satisfies a predetermined condition. By preprocessing the transmitted signal at the transmitter end, the embodiments of the present disclosure may perform efficient nonlinear compensation only needing to measure at the transmitter end and without needing to perform many times of measurement at the receiver end, and may lower complexity of circuits of the communication system and complexity of calculation.
    • 提供非线性补偿装置和方法,发射机和通信系统。 该装置包括:预处理器,被配置为根据预先获得的预处理系数预处理发送信号;以及预失真器,被配置为对预处理信号执行预失真,以及比较已预处理然后被预失真的信号的特征参数的结果 发送信号的信号满足预定条件。 通过在发射机端预处理所发射的信号,本公开的实施例可以执行有效的非线性补偿,仅需要在发射机端进行测量,而不需要在接收机端执行许多次测量,并且可以降低电路的复杂度 通信系统和计算复杂度。
    • 10. 发明授权
    • Sequence synchronization apparatus and method and receiver
    • 序列同步装置及方法及接收机
    • US09130738B2
    • 2015-09-08
    • US14510578
    • 2014-10-09
    • Fujitsu Limited
    • Hao ChenLei LiWeizhen YanBo Liu
    • H04L7/00H04L7/04
    • H04L7/041H04L27/261H04L27/2662H04L27/2675H04L27/2685
    • Embodiments of the present disclosure provide a sequence synchronization apparatus and method and a receiver. The sequence synchronization apparatus includes: a signal receiving unit configured to receive a clock synchronized signal including a training symbol, the training symbol being in-phase modulated or being modulated with a fixed phase difference based on all or part of subcarriers; and a symbol detecting unit configured to detect the training symbol, so as to achieve sequence synchronization of the signal. With the embodiments of the present disclosure, not only sequence synchronization may be achieved by using minimum complexity as possible, but also the sequence synchronization apparatus is made simple, fast and accurate.
    • 本公开的实施例提供了一种序列同步装置和方法以及接收机。 序列同步装置包括:信号接收单元,被配置为接收包括训练符号的时钟同步信号,所述训练符号基于全部或部分子载波以相位调制或固定相位差进行调制; 以及符号检测单元,被配置为检测所述训练符号,以便实现所述信号的序列同步。 利用本公开的实施例,不仅可以通过尽可能使用最小复杂度来实现序列同步,而且使序列同步装置变得简单,快速和准确。