会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Method controller having tables mapping memory addresses to memory modules
    • 方法控制器具有将存储器地址映射到存储器模块的表
    • US20060129739A1
    • 2006-06-15
    • US11010205
    • 2004-12-11
    • Eric LaisDonald DeSotaMichael GrassiBruce Gilbert
    • Eric LaisDonald DeSotaMichael GrassiBruce Gilbert
    • G06F12/06
    • G06F12/0653G06F13/1668
    • A memory controller includes ports and corresponding tables. Each port is receptive to one or more memory modules. Each table includes entries mapping memory addresses to the memory modules. Each entry corresponds to no more than one of the memory modules. The tables support asymmetric population of the memory modules within the ports; each port is capable of having a different number of memory modules relative to the other ports. The tables impose no restrictions on where the memory modules are to be inserted within the ports, both number-wise and position-wise. The tables are independently configurable; the configuration of each table is modifiable independently of the configurations of the other tables. Each table is dynamically configurable. The entries of a table are modifiable to reflect changes in the number and type of the memory modules connected, without restarting or temporarily halting the computer system containing the memory controller.
    • 存储器控制器包括端口和对应的表。 每个端口都接受一个或多个内存模块。 每个表包括将内存地址映射到内存模块的条目。 每个条目对应于不超过一个内存模块。 这些表支持端口内存模块的非对称数量; 每个端口能够相对于其他端口具有不同数量的存储器模块。 这些表对数字和位置方面的内存模块在端口中插入的位置没有任何限制。 表可独立配置; 每个表的配置可以独立于其他表的配置进行修改。 每个表都是可动态配置的。 表的条目是可修改的,以反映连接的内存模块的数量和类型的变化,而不会重新启动或暂时中止包含内存控制器的计算机系统。
    • 2. 发明申请
    • Prefetch miss indicator for cache coherence directory misses on external caches
    • 高速缓存一致性目录丢失的外部缓存的预取缺失指示符
    • US20060101209A1
    • 2006-05-11
    • US10983350
    • 2004-11-08
    • Eric LaisDonald DeSotaRob Joersz
    • Eric LaisDonald DeSotaRob Joersz
    • G06F13/28
    • G06F12/082G06F2212/507
    • A system, method and article of manufacture for reducing latencies associated with cache coherence directory misses on external caches in a shared distributed memory data processing system. A cache coherence directory is evaluated for possible prefetching of a directory entry into a directory cache. A prefetch miss indicator is set if the prefetch evaluated results in a directory miss. The prefetch miss indicator is consulted during subsequent processing of a memory block request corresponding to the directory entry. An accelerated snoop response action is taken if the prefetch miss indicator is set. The latency of a second lookup into the cache coherence directory, which would otherwise be required, is thereby avoided.
    • 用于减少与共享分布式存储器数据处理系统中的外部高速缓存上的高速缓存一致性目录丢失相关的延迟的系统,方法和制品。 评估缓存一致性目录可能将目录条目预取到目录缓存中。 如果预取的预取导致目录错过,则设置预取缺失指示符。 在随后处理与目录条目相对应的存储器块请求时,查阅预取缺失指示符。 如果预取缺失指示符被设置,则采取加速侦听响应动作。 从而避免了否则将要求的缓存一致性目录中的第二次查找的等待时间。