专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09448794B2 Instruction and logic to provide vector horizontal majority voting functionality 有权
标题翻译：提供向量横向多数投票功能的指令和逻辑
公开(公告)号：US09448794B2
公开(公告)日：2016-09-20
申请号：US13977735
申请日：2011-11-30
申请人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Suleyman Sair , Charles R. Yount
发明人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Suleyman Sair , Charles R. Yount
IPC分类号： G06F11/00 , G06F9/30 , G06F11/14 , G06F11/10
CPC分类号： G06F9/30036 , G06F7/22 , G06F7/544 , G06F9/30018 , G06F9/30021 , G06F9/30101 , G06F9/30145 , G06F9/3016 , G06F11/1048 , G06F11/1479
摘要： Instructions and logic provide vector horizontal majority voting functionality. Some embodiments, responsive to an instruction specifying: a destination operand, a size of the vector elements, a source operand, and a mask corresponding to a portion of the vector element data fields in the source operand; read a number of values from data fields of the specified size in the source operand, corresponding to the mask specified by the instruction and store a result value to that number of corresponding data fields in the destination operand, the result value computed from the majority of values read from the number of data fields of the source operand.
摘要翻译：指令和逻辑提供向量横向多数投票功能。一些实施例，响应于指定目的地操作数，向量元素的大小，源操作数和对应于源操作数中的向量元素数据字段的一部分的掩码的指令; 从源操作数中的指定大小的数据字段读取一些数值，对应于指令指定的掩码，并将结果值存储到目标操作数中的相应数据字段数，从大多数从源操作数的数据字段数读取的值。

2. 发明申请

US20140195778A1 INSTRUCTION AND LOGIC TO PROVIDE VECTOR LOAD-OP/STORE-OP WITH STRIDE FUNCTIONALITY 有权
标题翻译：指令和逻辑提供向量负载/存储 - 具有强大的功能
公开(公告)号：US20140195778A1
公开(公告)日：2014-07-10
申请号：US13977728
申请日：2011-09-26
申请人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Suleyman Sair , Charles R. Yount
发明人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Suleyman Sair , Charles R. Yount
IPC分类号： G06F9/38 , G06F9/30
CPC分类号： G06F9/30043 , G06F9/30018 , G06F9/30036 , G06F9/3004 , G06F9/30101 , G06F9/3016 , G06F9/30185 , G06F9/3455 , G06F9/3808 , G06F9/3877 , G06F9/3887 , G06F15/8061
摘要： Instructions and logic provide vector load-op and/or store-op with stride functionality. Some embodiments, responsive to an instruction specifying: a set of loads, a second operation, destination register, operand register, memory address, and stride length; execution units read values in a mask register, wherein fields in the mask register correspond to stride-length multiples from the memory address to data elements in memory. A first mask value indicates the element has not been loaded from memory and a second value indicates that the element does not need to be, or has already been loaded. For each having the first value, the data element is loaded from memory into the corresponding destination register location, and the corresponding value in the mask register is changed to the second value. Then the second operation is performed using corresponding data in the destination and operand registers to generate results. The instruction may be restarted after faults.
摘要翻译：指令和逻辑提供矢量加载操作和/或存储操作与步幅功能。一些实施例，响应于指令：一组负载，第二操作，目的地寄存器，操作数寄存器，存储器地址和步幅长度; 执行单元读取掩码寄存器中的值，其中掩码寄存器中的字段对应于从存储器地址到存储器中的数据元素的跨距长度倍数。第一个掩码值表示元素尚未从内存中加载，第二个值表示元素不需要或已经被加载。对于具有第一个值的每一个，数据元素从存储器加载到相应的目标寄存器位置，并且掩码寄存器中的对应值被改变为第二值。然后使用目的地和操作数寄存器中的相应数据执行第二个操作，以生成结果。指令可能在故障后重新启动。

3. 发明申请

US20170185465A1 Systems, Methods, and Apparatuses for Fault Tolerance and Detection 审中-公开
公开(公告)号：US20170185465A1
公开(公告)日：2017-06-29
申请号：US14983026
申请日：2015-12-29
申请人： Elmoustapha Ould-Ahmed-Vall , Suleyman Sair , Kshitij A. Doshi , Charles R. Yount
发明人： Elmoustapha Ould-Ahmed-Vall , Suleyman Sair , Kshitij A. Doshi , Charles R. Yount
IPC分类号： G06F11/07 , G06F9/30
CPC分类号： G06F11/079 , G06F9/3001 , G06F9/30036 , G06F9/30189 , G06F9/30196 , G06F9/3861 , G06F9/3889 , G06F9/455 , G06F11/0745 , G06F11/0751 , G06F11/0772 , G06F11/1608 , G06F11/1629 , G06F11/1641 , G06F15/8007
摘要： Systems, methods, and apparatuses for fault tolerance and detection are described. For example, an apparatus including circuitry to replicate input sources of an instruction; arithmetic logic unit (ALU) circuitry to execute the instruction with replicated input sources using single instruction, multiple data (SIMD) hardware to produce a packed data result; and comparison circuitry coupled to the ALU circuitry to evaluate the packed data result and output a singular data result into a destination of the instruction is described.

4. 发明授权

US09672036B2 Instruction and logic to provide vector loads with strides and masking functionality 有权
公开(公告)号：US09672036B2
公开(公告)日：2017-06-06
申请号：US13977730
申请日：2011-09-26
申请人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Suleyman Sair , Charles R. Yount
发明人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Suleyman Sair , Charles R. Yount
IPC分类号： G06F9/312 , G06F9/345 , G06F9/30
CPC分类号： G06F9/30043 , G06F9/30018 , G06F9/30036 , G06F9/30101 , G06F9/3455
摘要： Instructions and logic provide vector loads and/or stores with stride and mask functionality. Some embodiments, responsive to an instruction specifying: a set of loads, destination register, mask register, memory address, and stride length; execution units read values in the mask register, wherein fields in the mask register correspond to stride-length multiples from the memory address to data elements in memory. A first mask value indicates the element has not been loaded from memory and a second value indicates that the element does not need to be, or has already been loaded. For each having the first value, the corresponding multiple of said stride length is generated according to the data field's position in the mask register to load the data element from memory into the corresponding destination register location, and the corresponding value in the mask register is changed to the second value. These instructions can restart after faults.

5. 发明授权

US09459866B2 Vector frequency compress instruction 有权
标题翻译：矢量频率压缩指令
公开(公告)号：US09459866B2
公开(公告)日：2016-10-04
申请号：US13993058
申请日：2011-12-30
申请人： Elmoustapha Ould-Ahmed-Vall , Suleyman Sair , Kshitij A. Doshi , Charles R. Yount , Bret L. Toll
发明人： Elmoustapha Ould-Ahmed-Vall , Suleyman Sair , Kshitij A. Doshi , Charles R. Yount , Bret L. Toll
IPC分类号： G06F9/30 , H03M7/46 , H03M7/30
CPC分类号： G06F9/30036 , G06F9/30018 , G06F9/30025 , G06F9/30032 , G06F9/3016 , H03M7/46 , H03M7/6005
摘要： A processor core that includes a hardware decode unit to decode a vector frequency compress instruction that includes a source operand and a destination operand. The source operand specifying a source vector register that includes a plurality of source data elements including one or more runs of identical data elements that are each to be compressed in a destination vector register as a value and run length pair. The destination operand identifies the destination vector register. The processor core also includes an execution engine unit to execute the decoded vector frequency compress instruction which causes, for each source data element, a value to be copied into the destination vector register to indicate that source data element's value. One or more runs of the source data elements equal are encoded in the destination vector register as the predetermined compression value followed by a run length for that run.
摘要翻译：一种处理器核心，其包括用于解码包括源操作数和目的地操作数的向量频率压缩指令的硬件解码单元。源操作数指定源向量寄存器，其包括多个源数据元素，其包括在目的地向量寄存器中各自被压缩的相同数据元素的一个或多个游程作为值和游程长度对。目标操作数标识目标向量寄存器。处理器核心还包括执行引擎单元，用于执行解码的向量频率压缩指令，其对于每个源数据元素，其将被复制到目的地向量寄存器中的值指示源数据元素的值。源数据元素相等的一个或多个运行在目标向量寄存器中被编码为预定压缩值，后跟该运行的运行长度。

6. 发明申请

US20140201498A1 INSTRUCTION AND LOGIC TO PROVIDE VECTOR SCATTER-OP AND GATHER-OP FUNCTIONALITY 有权
标题翻译：指令和逻辑提供矢量扫描仪和操作界面功能
公开(公告)号：US20140201498A1
公开(公告)日：2014-07-17
申请号：US13977729
申请日：2011-09-26
申请人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Charles R. Yount , Suleyman Sair
发明人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Charles R. Yount , Suleyman Sair
IPC分类号： G06F9/38 , G06F9/30
CPC分类号： G06F9/3887 , G06F9/30018 , G06F9/30036 , G06F9/30043 , G06F9/30101 , G06F9/30105 , G06F9/30145 , G06F9/3836 , G06F15/8061
摘要： Instructions and logic provide vector scatter-op and/or gather-op functionality. In some embodiments, responsive to an instruction specifying: a gather and a second operation, a destination register, an operand register, and a memory address; execution units read values in a mask register, wherein fields in the mask register correspond to offset indices in the indices register for data elements in memory. A first mask value indicates the element has not been gathered from memory and a second value indicates that the element does not need to be, or has already been gathered. For each having the first value, the data element is gathered from memory into the corresponding destination register location, and the corresponding value in the mask register is changed to the second value. When all mask register fields have the second value, the second operation is performed using corresponding data in the destination and operand registers to generate results.
摘要翻译：指令和逻辑提供矢量分散操作和/或收集功能。在一些实施例中，响应于指定集合和第二操作，目的地寄存器，操作数寄存器和存储器地址的指令; 执行单元读取掩码寄存器中的值，其中掩码寄存器中的字段对应于存储器中的数据元素的索引寄存器中的偏移索引。第一个掩码值表示元素尚未从内存中收集，第二个值表示元素不需要或已经被收集。对于具有第一值的每一个，数据元素从存储器收集到相应的目的地寄存器位置，并且掩码寄存器中的对应值被改变为第二值。当所有屏蔽寄存器字段具有第二个值时，使用目的地和操作数寄存器中的相应数据执行第二个操作，以生成结果。

7. 发明申请

US20140195775A1 INSTRUCTION AND LOGIC TO PROVIDE VECTOR LOADS AND STORES WITH STRIDES AND MASKING FUNCTIONALITY 有权
标题翻译：指示和逻辑提供矢量负载和存储带有条件和屏蔽功能
公开(公告)号：US20140195775A1
公开(公告)日：2014-07-10
申请号：US13977730
申请日：2011-09-26
申请人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Suleyman Sair , Charles R. Yount
发明人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Suleyman Sair , Charles R. Yount
IPC分类号： G06F9/30
CPC分类号： G06F9/30043 , G06F9/30018 , G06F9/30036 , G06F9/30101 , G06F9/3455
摘要： Instructions and logic provide vector loads and/or stores with stride and mask functionality. Some embodiments, responsive to an instruction specifying: a set of loads, destination register, mask register, memory address, and stride length; execution units read values in the mask register, wherein fields in the mask register correspond to stride-length multiples from the memory address to data elements in memory. A first mask value indicates the element has not been loaded from memory and a second value indicates that the element does not need to be, or has already been loaded. For each having the first value, the corresponding multiple of said stride length is generated according to the data field's position in the mask register to load the data element from memory into the corresponding destination register location, and the corresponding value in the mask register is changed to the second value. These instructions can restart after faults.
摘要翻译：指令和逻辑提供带有步幅和掩码功能的向量加载和/或存储。一些实施例，响应于指令：一组负载，目的地寄存器，掩码寄存器，存储器地址和步幅长度; 执行单元读取掩码寄存器中的值，其中掩码寄存器中的字段对应于从存储器地址到存储器中的数据元素的跨距长度倍数。第一个掩码值表示元素尚未从内存中加载，第二个值表示元素不需要或已经被加载。对于具有第一值的每一个，根据数据字段在掩码寄存器中的位置产生所述步幅长度的对应倍数，以将数据元素从存储器加载到相应的目的地寄存器位置，并且改变掩码寄存器中的对应值到第二个值。这些说明可以在故障后重新启动。

8. 发明授权

US09804844B2 Instruction and logic to provide stride-based vector load-op functionality with mask duplication 有权
公开(公告)号：US09804844B2
公开(公告)日：2017-10-31
申请号：US13977728
申请日：2011-09-26
申请人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Suleyman Sair , Charles R. Yount
发明人： Elmoustapha Ould-Ahmed-Vall , Kshitij A. Doshi , Suleyman Sair , Charles R. Yount
IPC分类号： G06F9/312 , G06F9/30 , G06F15/80 , G06F9/345 , G06F9/38
CPC分类号： G06F9/30043 , G06F9/30018 , G06F9/30036 , G06F9/3004 , G06F9/30101 , G06F9/3016 , G06F9/30185 , G06F9/3455 , G06F9/3808 , G06F9/3877 , G06F9/3887 , G06F15/8061
摘要： Instructions and logic provide vector load-op and/or store-op with stride functionality. Some embodiments, responsive to an instruction specifying: a set of loads, a second operation, destination register, operand register, memory address, and stride length; execution units read values in a mask register, wherein fields in the mask register correspond to stride-length multiples from the memory address to data elements in memory. A first mask value indicates the element has not been loaded from memory and a second value indicates that the element does not need to be, or has already been loaded. For each having the first value, the data element is loaded from memory into the corresponding destination register location, and the corresponding value in the mask register is changed to the second value. Then the second operation is performed using corresponding data in the destination and operand registers to generate results. The instruction may be restarted after faults.

9. 发明授权

US09665371B2 Providing vector horizontal compare functionality within a vector register 有权
公开(公告)号：US09665371B2
公开(公告)日：2017-05-30
申请号：US13977733
申请日：2011-11-30
申请人： Elmoustapha Ould-Ahmed-Vall , Charles R. Yount , Suleyman Sair , Kshitij A. Doshi
发明人： Elmoustapha Ould-Ahmed-Vall , Charles R. Yount , Suleyman Sair , Kshitij A. Doshi
IPC分类号： G06F9/30 , G06F7/02
CPC分类号： G06F9/30145 , G06F7/02 , G06F9/30018 , G06F9/30021 , G06F9/30036
摘要： Instructions and logic provide vector horizontal compare functionality. Some embodiments, responsive to an instruction specifying: a destination operand, a size of the vector elements, a source operand, and a mask corresponding to a portion of the vector element data fields in the source operand; read values from data fields of the specified size in the source operand, corresponding to the mask and compare the values for equality. In some embodiments, responsive to a detection of inequality, a trap may be taken. In some alternative embodiments, a flag may be set. In other alternative embodiments, a mask field may be set to a masked state for the corresponding unequal value(s). In some embodiments, responsive to all unmasked data fields of the source operand being equal to a particular value, that value may be broadcast to all data fields of the specified size in the destination operand.

10. 发明申请

US20140317377A1 VECTOR FREQUENCY COMPRESS INSTRUCTION 有权
标题翻译：矢量频率压缩指令
公开(公告)号：US20140317377A1
公开(公告)日：2014-10-23
申请号：US13993058
申请日：2011-12-30
申请人： Elmoustapha Ould-Ahmed-Vall , Suleyman Sair , Kshitij A. Doshi , Charles R. Yount , Bret L. Toll
发明人： Elmoustapha Ould-Ahmed-Vall , Suleyman Sair , Kshitij A. Doshi , Charles R. Yount , Bret L. Toll
IPC分类号： G06F9/30
CPC分类号： G06F9/30036 , G06F9/30018 , G06F9/30025 , G06F9/30032 , G06F9/3016 , H03M7/46 , H03M7/6005
摘要： A processor core that includes a hardware decode unit to decode a vector frequency compress instruction that includes a source operand and a destination operand. The source operand specifying a source vector register that includes a plurality of source data elements including one or more runs of identical data elements that are each to be compressed in a destination vector register as a value and run length pair. The destination operand identifies the destination vector register. The processor core also includes an execution engine unit to execute the decoded vector frequency compress instruction which causes, for each source data element, a value to be copied into the destination vector register to indicate that source data element's value. One or more runs of the source data elements equal are encoded in the destination vector register as the predetermined compression value followed by a run length for that run.
摘要翻译：一种处理器核心，其包括用于解码包括源操作数和目的地操作数的向量频率压缩指令的硬件解码单元。源操作数指定源向量寄存器，其包括多个源数据元素，其包括在目的地向量寄存器中各自被压缩的相同数据元素的一个或多个游程作为值和游程长度对。目标操作数标识目标向量寄存器。处理器核心还包括执行引擎单元，用于执行解码的向量频率压缩指令，其对于每个源数据元素，其将被复制到目的地向量寄存器中的值指示源数据元素的值。源数据元素相等的一个或多个运行在目标向量寄存器中被编码为预定压缩值，后跟该运行的运行长度。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式