会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Luer fitting injector
    • Luer配件注射器
    • US06565550B1
    • 2003-05-20
    • US09309652
    • 1999-05-10
    • Dean A. KleinJames D. BrazilDaniel A. White
    • Dean A. KleinJames D. BrazilDaniel A. White
    • A61M3100
    • A61M25/0097A61M5/347
    • An improved Luer-lock fitting for hypodermic needles and methods for using the fitting to inject suspended solids into a body. The improved fitting includes a lumen having a curvedly tapered, distally decreasing throat region, which is believed to provide improved flow of suspended solids into the hypodermic needles. One fitting includes at least two threads to provide a more secure fitting able to withstand higher injection pressures. Another fitting includes rounded wings better able to withstand jarring by endoscope eyepieces and resisting being dislodged from position. One method includes injecting suspended solids into soft tissue such as sphincter mechanisms. One method includes injecting suspended solids into tissue surrounding a mechanism to correct defects.
    • 用于皮下注射针头的改进的鲁尔锁配件和使用该配件将悬浮固体注入体内的方法。 改进的配件包括具有弯曲渐缩的远端减少的喉部区域的管腔,据信其可提供改进的悬浮固体流入皮下注射针头。 一个配件包括至少两个螺纹,以提供能够承受更高注射压力的更安全的配件。 另一个配件包括圆形的机翼,能够更好地承受内窥镜目镜的震动并抵抗从位置移开。 一种方法包括将悬浮固体注入软组织如括约肌机制。 一种方法包括将悬浮固体注入围绕机构的组织中以纠正缺陷。
    • 2. 发明授权
    • Urethral needle guide device
    • 尿道导针装置
    • US08147397B1
    • 2012-04-03
    • US11565950
    • 2006-12-01
    • Michael M. WitzmannJames D. BrazilDean A. KleinThomas M. Jaeger
    • Michael M. WitzmannJames D. BrazilDean A. KleinThomas M. Jaeger
    • A61M31/00
    • A61B17/3403A61B1/307A61B17/062A61B17/12A61B17/3468A61B2017/0046A61B2017/00561A61B2017/00805A61B2017/3405A61B2017/3407A61F2/0036
    • Methods and devices for treating female urinary incontinence by injecting bulking material into the female urethral wall. Some devices include a handle, an elongate member attached to the handle, and a vacuum generating syringe removably secured to the handle. The elongate member can include a distal portion projecting distally from the handle, the distal portion having a wide proximal region, a narrowing shoulder, and a narrow distal region. The elongate member can include one or more vacuum ports on either side of the shoulder region. The shoulder can include a distally facing needle aperture allowing passage of a needle for injecting bulking agent. A rotatable connection between the elongate member and the handle facilitates rotatable positioning of the elongate member to permit injection of bulking material at different locations around the urethral wall. In use, the urethral tissue can be pulled to conform against the device elongate member by generating a vacuum through the elongate member ports, inserting the needle through the elongate member and needle aperture, and predictably injecting bulking material inside of and along the immobilized urethral wall. The self contained vacuum generator, simple design and wide allowable margin of needle travel allow for use in a practitioner's office.
    • 通过将膨胀材料注入女性尿道壁来治疗女性尿失禁的方法和装置。 一些装置包括手柄,附接到手柄的细长构件和可移除地固定到手柄的真空产生注射器。 细长构件可以包括从手柄向远侧突出的远侧部分,远侧部分具有宽近端区域,变窄的肩部和窄的远端区域。 细长构件可以包括在肩部区域的任一侧上的一个或多个真空口。 肩部可以包括允许通过用于注射填充剂的针的朝向远端的针孔。 细长构件和手柄之间的可旋转连接有利于细长构件的可旋转定位,以允许在尿道壁周围的不同位置处注射膨胀材料。 在使用中,尿道组织可以被拉动以通过细长构件端口产生真空而将其穿过细长构件和针孔插入穿过装置细长构件,并且可预测地在固定的尿道壁内部和内部注入膨胀材料 。 自包含真空发生器,设计简单,允许的行程容许宽度允许在医生办公室使用。
    • 4. 发明授权
    • Active memory data compression system and method
    • 主动内存数据压缩系统及方法
    • US09015390B2
    • 2015-04-21
    • US10424206
    • 2003-04-25
    • Dean A. Klein
    • Dean A. Klein
    • G06F13/14G06F9/30G06F12/00G06F9/38G06F15/78
    • G06F9/3879G06F9/30036G06F9/3887G06F15/7821G06F15/785
    • An integrated circuit active memory device receives task commands from a component in a host computer system that may include the active memory device. The host system includes a memory controller coupling the active memory device to a host CPU and a mass storage device. The active memory device includes a command engine issuing instructions responsive to the task commands to either an array control unit or a DRAM control unit. The instructions provided to the DRAM control unit cause data to be written to or read from a DRAM and coupled to or from either the processing elements or a host/memory interface. The processing elements execute instructions provided by the array control unit to decompress data written to the DRAM through the host/memory interface and compress data read from the DRAM through the host/memory interface.
    • 集成电路主动存储器装置从可能包括有源存储器装置的主计算机系统中的组件接收任务命令。 主机系统包括将主动存储设备耦合到主机CPU和大容量存储设备的存储器控​​制器。 有源存储器装置包括响应于任务命令向阵列控制单元或DRAM控制单元发出指令的命令引擎。 提供给DRAM控制单元的指令使得数据被写入DRAM或从DRAM读取,并且耦合到处理元件或主机/存储器接口。 处理单元执行由阵列控制单元提供的指令,以通过主机/存储器接口对写入DRAM的数据进行解压缩,并通过主机/存储器接口压缩从DRAM读取的数据。
    • 6. 发明授权
    • Memory system and method having volatile and non-volatile memory devices at same hierarchical level
    • 具有相同层级的易失性和非易失性存储器件的存储器系统和方法
    • US08248861B2
    • 2012-08-21
    • US13051329
    • 2011-03-18
    • Dean A. Klein
    • Dean A. Klein
    • G11C16/04
    • G11B7/14G06F12/0246G06F13/1673G06F13/1684Y02D10/13Y02D10/14
    • A processor-based system includes a processor coupled to core logic through a processor bus. This includes a dynamic random access memory (“DRAM”) memory buffer controller. The DRAM memory buffer controller is coupled through a memory bus to a plurality of a dynamic random access memory (“DRAM”) modules and a flash memory module, which are at the same hierarchical level from the processor. Each of the DRAM modules includes a memory buffer to the memory bus and to a plurality of dynamic random access memory devices. The flash memory module includes a flash memory buffer coupled to the memory bus and to at least one flash memory device. The flash memory buffer includes a DRAM-to-flash memory converter operable to convert the DRAM memory requests to flash memory requests, which are then applied to the flash memory device.
    • 基于处理器的系统包括通过处理器总线耦合到核心逻辑的处理器。 这包括一个动态随机存取存储器(“DRAM”)存储器缓冲器控制器。 DRAM存储器缓冲器控制器通过存储器总线耦合到与处理器处于相同层级的多个动态随机存取存储器(“DRAM”)模块和闪速存储器模块。 每个DRAM模块包括到存储器总线和多个动态随机存取存储器件的存储器缓冲器。 闪速存储器模块包括耦合到存储器总线和至少一个闪存器件的闪存缓冲器。 闪速存储器缓冲器包括可操作用于将DRAM存储器请求转换为闪速存储器请求的DRAM到闪存存储器转换器,闪速存储器请求然后被应用于闪存器件。