专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20140009315A1 APPARATUS AND METHOD FOR CODING DATA BASED ON PHASOR DISPARITY 有权
标题翻译：基于时间差异编码数据的装置和方法
公开(公告)号：US20140009315A1
公开(公告)日：2014-01-09
申请号：US14006702
申请日：2011-10-01
申请人： Dawson W. Kesling , Maynard C. Falconer , Kevin P. Slattery , Harry G. Skinner
发明人： Dawson W. Kesling , Maynard C. Falconer , Kevin P. Slattery , Harry G. Skinner
IPC分类号： H03M7/02
CPC分类号： H03M7/02 , H04L27/3411
摘要： A method for managing information includes receiving bits of data, determining phasors for bits at only one frequency of a transmission spectrum, combining the phasors of bits that form a phasor having a spectral energy that lies within a predetermined range, and forming a codeword from the bits of the combined phasors.
摘要翻译：一种用于管理信息的方法包括接收数据位，仅在传输频谱的一个频率处确定位的相量，组合具有处于预定范围内的频谱能量的相量的位的相量，以及从组合相量的位。

2. 发明授权

US08988255B2 Apparatus and method for coding data based on phasor disparity 有权
标题翻译：基于相量差异编码数据的装置和方法
公开(公告)号：US08988255B2
公开(公告)日：2015-03-24
申请号：US14006702
申请日：2011-10-01
申请人： Dawson W. Kesling , Maynard C. Falconer , Kevin P. Slattery , Harry G. Skinner
发明人： Dawson W. Kesling , Maynard C. Falconer , Kevin P. Slattery , Harry G. Skinner
IPC分类号： H03M7/00 , H03M7/02 , H04L27/34
CPC分类号： H03M7/02 , H04L27/3411
摘要： A method for managing information includes receiving bits of data, determining phasors for bits at only one frequency of a transmission spectrum, combining the phasors of bits that form a phasor having a spectral energy that lies within a predetermined range, and forming a codeword from the bits of the combined phasors.
摘要翻译：一种用于管理信息的方法包括接收数据位，仅在传输频谱的一个频率处确定位的相量，组合具有处于预定范围内的频谱能量的相量的位的相量，以及从组合相量的位。

3. 发明申请

US20140177752A1 RFI MITIGATION USING BURST TIMING 有权
标题翻译：使用爆发时间的RFI减缓
公开(公告)号：US20140177752A1
公开(公告)日：2014-06-26
申请号：US13722749
申请日：2012-12-20
申请人： Dawson W. Kesling , Maynard C. Falconer
发明人： Dawson W. Kesling , Maynard C. Falconer
IPC分类号： H04L25/03
CPC分类号： H04L25/03828
摘要： In some embodiments, burst timing is provided to reduce RFI in a computing platform.
摘要翻译：在一些实施例中，提供突发定时以减少计算平台中的RFI。

4. 发明授权

US08699642B2 Platform RFI mitigation 有权
标题翻译：平台RFI缓解
公开(公告)号：US08699642B2
公开(公告)日：2014-04-15
申请号：US12975469
申请日：2010-12-22
申请人： Harry G. Skinner , Dawson W. Kesling
发明人： Harry G. Skinner , Dawson W. Kesling
IPC分类号： H04L25/08
CPC分类号： H04B15/02 , H04B2215/067 , H04B2215/068
摘要： In some embodiments, SSC (e.g., discrete SSC) profiles with intentional and controlled gaps may be used to mitigate interference for platform radios. Targeted frequency gaps are placed in spectrum of spread clocks and clock-derived signals where they may otherwise result in problematic RFI to a platform radio.
摘要翻译：在一些实施例中，可以使用具有有意和受控间隙的SSC（例如，离散SSC）简档来减轻平台无线电的干扰。目标频率间隙放置在扩展时钟和时钟导出信号的频谱中，否则可能会导致平台无线电的有问题的RFI。

5. 发明申请

US20150003500A1 Baseband Cancellation of Direct Sequence Spread Spectrum Platform Radio Interference 审中-公开
标题翻译：直接序列扩频平台无线电干扰的基带消除
公开(公告)号：US20150003500A1
公开(公告)日：2015-01-01
申请号：US13928468
申请日：2013-06-27
申请人： Dawson W. Kesling
发明人： Dawson W. Kesling
IPC分类号： H04B1/7097
CPC分类号： H04B1/123 , H04B1/7097
摘要： Briefly, in accordance with one or more embodiments, a platform may comprise a receiver to receive a signal that includes an error in the received signal due to a noise signal generated in the platform, and a processor configured to calculate a noise vector from a source of the noise signal. The noise vector may be de-spread. The receiver may include digital signal processing configured to estimate an error vector based at least in part on the noise vector and to subtract the estimated error vector from the received signal to cancel the noise signal from the received signal. The noise cancelled from the received signal may include platform noise generated by a bus, a memory circuit, a clock, a power supply, a circuit ground or integrated circuit substrate, or input/output circuit of the platform.
摘要翻译：简而言之，根据一个或多个实施例，平台可以包括接收器，用于接收由于平台中产生的噪声信号而包括接收信号中的误差的信号，以及处理器，被配置为从源的噪声信号。噪声矢量可能会消散。接收机可以包括被配置为至少部分地基于噪声矢量来估计误差向量的数字信号处理，并且从接收信号中减去估计误差矢量以从接收到的信号中消除噪声信号。从接收到的信号中消除的噪声可能包括由总线，存储器电路，时钟，电源，电路接地或集成电路基板或平台的输入/输出电路产生的平台噪声。

6. 发明授权

US08995594B2 Baseband cancellation of platform radio interference 有权
标题翻译：基带取消平台无线电干扰
公开(公告)号：US08995594B2
公开(公告)日：2015-03-31
申请号：US13591381
申请日：2012-08-22
申请人： Dawson W. Kesling , Andrew W. Martwick
发明人： Dawson W. Kesling , Andrew W. Martwick
IPC分类号： H04B1/10 , H04B1/38 , H04L27/06
CPC分类号： H04L27/06 , H04B1/1036 , H04B1/38 , H04L27/2601 , H04L27/3863
摘要： Briefly, in accordance with one or more embodiments, a platform may comprise a receiver to receive a signal that includes an error in the received signal due to a noise signal generated in the platform, and a processor configured to calculate a noise vector from a source of the noise signal and to send the noise vector to the receiver, The receiver may include a digital signal processor configured to estimate an error vector based at least in part on the noise vector and to subtract the estimated error vector from the received signal to cancel the noise signal from the received signal. The noise cancelled from the received signal may include platform noise generated by a bus, a memory circuit, a clock, a power supply, a circuit ground or integrated circuit substrate, or input/output circuit of the platform.
摘要翻译：简而言之，根据一个或多个实施例，平台可以包括接收器，用于接收由于平台中产生的噪声信号而包括接收信号中的误差的信号，以及处理器，被配置为从源并且将噪声向量发送到接收机。接收机可以包括被配置为至少部分地基于噪声向量来估计误差向量的数字信号处理器，并且从接收到的信号中减去所估计的误差矢量以取消来自接收信号的噪声信号。从接收到的信号中消除的噪声可能包括由总线，存储器电路，时钟，电源，电路接地或集成电路基板或平台的输入/输出电路产生的平台噪声。

7. 发明授权

US08988122B2 Apparatus and method for performing spread-spectrum clock control 有权
标题翻译：用于执行扩频时钟控制的装置和方法
公开(公告)号：US08988122B2
公开(公告)日：2015-03-24
申请号：US14007538
申请日：2011-09-30
申请人： Ewunnet Gebre-Selassie , Dawson W. Kesling , Steven J. Kirch , Rahul D. Limaye , Shah M. Musa , Fugao Wang
发明人： Ewunnet Gebre-Selassie , Dawson W. Kesling , Steven J. Kirch , Rahul D. Limaye , Shah M. Musa , Fugao Wang
IPC分类号： H03L7/06 , H03L7/08 , H04B1/7085
CPC分类号： H03L7/08 , H03L7/06 , H04B1/7085
摘要： A terminal includes control logic to control a phase-locked loop to output a spread-spectrum clocking signal. The control logic controls the generation of the spread-spectrum clocking signal by adjusting at least one parameter of the phase-locked loop. The parameter may be a charge pump setting or a loop-filter capacitance of the phase-locked loop, or their digital equivalents. Adjustment of the parameter reduces a predetermined portion of a communications spectrum. The predetermined portion may be located within a range of frequencies allocated to a specific channel, and reduction of the spectrum in this range may serve to reduce noise associated with clocking harmonics.
摘要翻译：终端包括控制逻辑以控制锁相环以输出扩频时钟信号。控制逻辑通过调节锁相环的至少一个参数来控制扩频时钟信号的产生。该参数可以是电荷泵设置或锁相环路的环路滤波器电容或其数字等效电路。该参数的调整减少通信频谱的预定部分。预定部分可以位于分配给特定信道的频率的范围内，并且在该范围内的频谱的减小可以用于减少与时钟谐波相关联的噪声。

8. 发明申请

US20140056337A1 BASEBAND CANCELLATION OF PLATFORM RADIO INTERFERENCE 有权
标题翻译：平台无线电干扰的基带取消
公开(公告)号：US20140056337A1
公开(公告)日：2014-02-27
申请号：US13591381
申请日：2012-08-22
申请人： Dawson W. Kesling , Andrew W. Martwick
发明人： Dawson W. Kesling , Andrew W. Martwick
IPC分类号： H03D1/04 , H04B1/38 , H04L27/06
CPC分类号： H04L27/06 , H04B1/1036 , H04B1/38 , H04L27/2601 , H04L27/3863
摘要： Briefly, in accordance with one or more embodiments, a platform may comprise a receiver to receive a signal that includes an error in the received signal due to a noise signal generated in the platform, and a processor configured to calculate a noise vector from a source of the noise signal and to send the noise vector to the receiver, The receiver may include a digital signal processor configured to estimate an error vector based at least in part on the noise vector and to subtract the estimated error vector from the received signal to cancel the noise signal from the received signal. The noise cancelled from the received signal may include platform noise generated by a bus, a memory circuit, a clock, a power supply, a circuit ground or integrated circuit substrate, or input/output circuit of the platform.
摘要翻译：简而言之，根据一个或多个实施例，平台可以包括接收器，用于接收由于平台中产生的噪声信号而包括接收信号中的误差的信号，以及处理器，被配置为从源并且将噪声向量发送到接收机。接收机可以包括被配置为至少部分地基于噪声向量来估计误差向量的数字信号处理器，并且从接收到的信号中减去所估计的误差矢量以取消来自接收信号的噪声信号。从接收到的信号中消除的噪声可能包括由总线，存储器电路，时钟，电源，电路接地或集成电路基板或平台的输入/输出电路产生的平台噪声。

9. 发明授权

US09048851B2 Spread-spectrum apparatus for voltage regulator 有权
标题翻译：电压调节器扩频装置
公开(公告)号：US09048851B2
公开(公告)日：2015-06-02
申请号：US13907770
申请日：2013-05-31
申请人： Gerhard Schrom , Alexander Lyakhov , Michael W. Rogers , Dawson W. Kesling , Jonathan P. Douglas , J. Keith Hodgson
发明人： Gerhard Schrom , Alexander Lyakhov , Michael W. Rogers , Dawson W. Kesling , Jonathan P. Douglas , J. Keith Hodgson
IPC分类号： H04L7/00 , H04B1/00 , H03L7/189
CPC分类号： H03L7/189 , H03L7/083 , H03L7/093 , H03L7/18
摘要： Described is an apparatus for providing spread-spectrum to a clock signal. The apparatus comprises: an oscillator to generate an output clock signal, the oscillator to receive an adjustable reference signal to adjust frequency of the output clock signal; a first circuit to provide a first signal indicative of a center frequency of the output clock signal; a second circuit to generate a switching waveform to provide spread-spectrum for the output clock signal; and a third circuit, coupled to the first and second circuits, to provide the adjustable reference signal according to the first signal and the switching waveform.
摘要翻译：描述了一种用于向时钟信号提供扩展频谱的装置。所述装置包括：振荡器，用于产生输出时钟信号，所述振荡器接收可调参考信号以调节所述输出时钟信号的频率; 提供表示输出时钟信号的中心频率的第一信号的第一电路; 产生开关波形以提供输出时钟信号的扩频的第二电路; 以及耦合到第一和第二电路的第三电路，以根据第一信号和开关波形提供可调参考信号。

10. 发明申请

US20140015578A1 APPARATUS AND METHOD FOR PERFORMING SPREAD-SPECTRUM CLOCK CONTROL 有权
标题翻译：用于执行频谱时钟控制的装置和方法
公开(公告)号：US20140015578A1
公开(公告)日：2014-01-16
申请号：US14007538
申请日：2011-09-30
申请人： Ewunnet Gebre-Selassie , Dawson W. Kesling , Steven J. Kirch , Rahul D. Limaye , Shah M. Musa , Fugao Wang
发明人： Ewunnet Gebre-Selassie , Dawson W. Kesling , Steven J. Kirch , Rahul D. Limaye , Shah M. Musa , Fugao Wang
IPC分类号： H03L7/08
CPC分类号： H03L7/08 , H03L7/06 , H04B1/7085
摘要： A terminal includes control logic to control a phase-locked loop to output a spread-spectrum clocking signal. The control logic controls the generation of the spread-spectrum clocking signal by adjusting at least one parameter of the phase-locked loop. The parameter may be a charge pump setting or a loop-filter capacitance of the phase-locked loop, or their digital equivalents. Adjustment of the parameter reduces a predetermined portion of a communications spectrum. The predetermined portion may be located within a range of frequencies allocated to a specific channel, and reduction of the spectrum in this range may serve to reduce noise associated with clocking harmonics.
摘要翻译：终端包括控制逻辑以控制锁相环以输出扩频时钟信号。控制逻辑通过调节锁相环的至少一个参数来控制扩频时钟信号的产生。该参数可以是电荷泵设置或锁相环路的环路滤波器电容或其数字等效电路。该参数的调整减少通信频谱的预定部分。预定部分可以位于分配给特定信道的频率的范围内，并且在该范围内的频谱的减小可以用于减少与时钟谐波相关联的噪声。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式