专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120019494A1 ALIGNMENT FACTOR FOR AMBIENT LIGHTING CALIBRATION 审中-公开
标题翻译：用于环境照明校准的对准因子
公开(公告)号：US20120019494A1
公开(公告)日：2012-01-26
申请号：US13007413
申请日：2011-01-14
申请人： David W. Lum , Ulrich Barnhoefer , Nyok Khiam Lam , Paolo Sacchetto
发明人： David W. Lum , Ulrich Barnhoefer , Nyok Khiam Lam , Paolo Sacchetto
IPC分类号： G09G5/10
CPC分类号： G09G5/10 , G09G2320/062 , G09G2320/0626 , G09G2320/0693 , G09G2330/021 , G09G2360/144
摘要： A method, system, and apparatus that can be used to operate a display device in an energy efficient manner. The energy efficient display device can effectively and efficiently compensate for changes in ambient light incident at a display screen of the display device using an internal ambient light sensor to provide control signals to a backlight driver. Data from the ambient light sensor can be at least partially corrected to correspond more closely to a response of a Lambertian responsive light sensor
摘要翻译：可以以能量效率的方式操作显示装置的方法，系统和装置。能量效率显示装置可以使用内部环境光传感器有效地和有效地补偿入射到显示装置的显示屏的环境光的变化，以向背光驱动器提供控制信号。可以至少部分地校正来自环境光传感器的数据，以更紧密地对应于朗伯响应光传感器的响应

2. 发明申请

US20130314423A1 EDID SHADOWING TECHNIQUES FOR FAST DISPLAY STARTUP 有权
标题翻译： EDID SHADOWING技术用于快速显示启动
公开(公告)号：US20130314423A1
公开(公告)日：2013-11-28
申请号：US13480116
申请日：2012-05-24
申请人： Taesung Kim , Paolo Sacchetto , Prasanna Nambi
发明人： Taesung Kim , Paolo Sacchetto , Prasanna Nambi
IPC分类号： G06F3/038 , G06T1/00
CPC分类号： G09G5/18 , G09G5/006 , G09G2330/026 , G09G2370/047 , G09G2370/22
摘要： Techniques are provided for improving electronic display startup time using extended display identification data (EDID) shadowing. In one example, a method for starting an electronic display may include accessing, by a timing controller, EDID from a memory device. The method may also include storing EDID from the memory device in the timing controller. The method may include, after storing EDID from the memory device, transmitting a signal from the timing controller to a host device to indicate that the host device can access the stored EDID. The method may also include accessing, by the timing controller, configuration data from the memory device. The method may include, after transmitting the signal to the host device, transferring the EDID stored in the timing controller to the host device while the timing controller is accessing the configuration data resulting in reduced startup time of the electronic display.
摘要翻译：提供了使用扩展显示识别数据（EDID）阴影改善电子显示启动时间的技术。在一个示例中，用于启动电子显示器的方法可以包括由定时控制器访问来自存储器设备的EDID。该方法还可以包括在定时控制器中存储来自存储器设备的EDID。该方法可以包括在从存储器设备存储EDID之后，将信号从定时控制器发送到主机设备，以指示主机设备可以访问存储的EDID。该方法还可以包括由定时控制器访问来自存储器设备的配置数据。在定时控制器访问配置数据导致电子显示器的启动时间减少的情况下，该方法可以包括在向主机设备发送信号之后将存储在定时控制器中的EDID传送到主机设备。

3. 发明授权

US06802652B1 Recessed cable management assembly 有权
标题翻译：嵌入式电缆管理组件
公开(公告)号：US06802652B1
公开(公告)日：2004-10-12
申请号：US10264843
申请日：2002-10-04
申请人： Paolo Sacchetto , Ralph T. Hofmeister , Narasinha Parasnis
发明人： Paolo Sacchetto , Ralph T. Hofmeister , Narasinha Parasnis
IPC分类号： G02B638
CPC分类号： G02B6/4453 , H05K1/182 , H05K2201/10356
摘要： A recessed cable management assembly for use in an interconnect assembly. The cable management assembly includes a cassette having a spool for receiving and retaining a length of a cable. A substrate includes an interconnect connector which is coupled to the cable. The substrate includes a cut-out sized to receive the cable management assembly such that the cable management assembly is recessed within the substrate.
摘要翻译：一种用于互连组件的嵌入式电缆管理组件。电缆管理组件包括具有用于接收和保持电缆长度的线轴的盒。衬底包括耦合到电缆的互连连接器。基板包括尺寸适于接收电缆管理组件的切口，使得电缆管理组件凹陷在基板内。

4. 发明授权

US09001133B2 Edid shadowing techniques for fast display startup 有权
标题翻译：用于快速显示启动的Edid阴影技术
公开(公告)号：US09001133B2
公开(公告)日：2015-04-07
申请号：US13480116
申请日：2012-05-24
申请人： Taesung Kim , Paolo Sacchetto , Prasanna Nambi
发明人： Taesung Kim , Paolo Sacchetto , Prasanna Nambi
IPC分类号： G06T15/00 , G06T1/00 , G06F3/038 , G09G5/00 , G09G5/18
CPC分类号： G09G5/18 , G09G5/006 , G09G2330/026 , G09G2370/047 , G09G2370/22
摘要： Techniques are provided for improving electronic display startup time using extended display identification data (EDID) shadowing. In one example, a method for starting an electronic display may include accessing, by a timing controller, EDID from a memory device. The method may also include storing EDID from the memory device in the timing controller. The method may include, after storing EDID from the memory device, transmitting a signal from the timing controller to a host device to indicate that the host device can access the stored EDID. The method may also include accessing, by the timing controller, configuration data from the memory device. The method may include, after transmitting the signal to the host device, transferring the EDID stored in the timing controller to the host device while the timing controller is accessing the configuration data resulting in reduced startup time of the electronic display.
摘要翻译：提供了使用扩展显示识别数据（EDID）阴影改善电子显示启动时间的技术。在一个示例中，用于启动电子显示器的方法可以包括由定时控制器访问来自存储器设备的EDID。该方法还可以包括在定时控制器中存储来自存储器设备的EDID。该方法可以包括在从存储器设备存储EDID之后，将信号从定时控制器发送到主机设备，以指示主机设备可以访问存储的EDID。该方法还可以包括由定时控制器访问来自存储器设备的配置数据。在定时控制器访问配置数据导致电子显示器的启动时间减少的情况下，该方法可以包括在向主机设备发送信号之后将存储在定时控制器中的EDID传送到主机设备。

5. 发明申请

US20130036335A1 DEVICES AND METHODS FOR BIT ERROR RATE MONITORING OF INTRA-PANEL DATA LINK 有权
标题翻译：用于面板数据链路的位错误率监测的设备和方法
公开(公告)号：US20130036335A1
公开(公告)日：2013-02-07
申请号：US13204214
申请日：2011-08-05
申请人： Taesung Kim , Paolo Sacchetto
发明人： Taesung Kim , Paolo Sacchetto
IPC分类号： G06F11/00
CPC分类号： G09G3/006 , G09G3/20 , G09G3/3275 , G09G3/3685 , G09G2330/12 , G09G2370/08
摘要： Devices and methods for monitoring a bit error rate of an intra-panel data link (e.g., a chip-on-glass (COG) data link) between a timing controller and a display driver are provided. For example, an electronic display according to an embodiment may include a timing controller and display driver circuitry. The timing controller may send test data over a data link to the display driver circuitry. The test data may include a known or predictable stream of data. The display driver circuitry may receive the test data via the data link and detect bit errors based at least partly on the test data. An indication of the bit errors may be displayed on an array of pixels of the display or provided to the timing controller via a separate back channel data link.
摘要翻译：提供了用于监视定时控制器和显示驱动器之间的面板内数据链路（例如，玻璃上芯片（COG）数据链路）的误码率的装置和方法。例如，根据实施例的电子显示器可以包括定时控制器和显示驱动器电路。定时控制器可以通过数据链路将测试数据发送到显示驱动器电路。测试数据可以包括已知或可预测的数据流。显示驱动器电路可以经由数据链路接收测试数据，并且至少部分地基于测试数据来检测位错误。位错误的指示可以显示在显示器的像素阵列上，或者经由单独的反向通道数据链路提供给定时控制器。

6. 发明授权

US06804273B1 Method and system for compensating a frequency stabilized optical source 有权
标题翻译：用于补偿频率稳定的光源的方法和系统
公开(公告)号：US06804273B1
公开(公告)日：2004-10-12
申请号：US10100845
申请日：2002-03-19
申请人： Paolo Sacchetto
发明人： Paolo Sacchetto
IPC分类号： H01S313
CPC分类号： H01S5/0687 , H01S5/06837
摘要： A controller for use with an optical device having an optical source and a frequency reference element. The controller includes a frequency processing module coupled to the optical device. The frequency processing module generates an error signal indicative of a deviation between the output frequency of the optical source and a reference frequency corresponding to a reference point. A driver module communicates with the optical device and the frequency processing module. The driver module adjusts a parameter of the optical source in response to the error signal. An offset processing module is coupled to the frequency processing module. The offset processing module derives an offset signal based on an estimate of a temperature of the frequency reference element. The offset processing module provides the offset signal to the frequency processing module which updates the reference point in response to the offset.
摘要翻译：一种与具有光源和频率参考元件的光学装置一起使用的控制器。控制器包括耦合到光学装置的频率处理模块。频率处理模块产生指示光源的输出频率与对应于参考点的参考频率之间的偏差的误差信号。驱动器模块与光学装置和频率处理模块通信。驱动器模块响应于误差信号调整光源的参数。偏移处理模块耦合到频率处理模块。偏移处理模块基于频率参考元件的温度的估计导出偏移信号。偏移处理模块将偏移信号提供给频率处理模块，该频率处理模块响应于偏移来更新参考点。

7. 发明申请

US20130235906A1 Electronic Device with Dynamic Noise Spectrum Control 有权
标题翻译：具有动态噪声频谱控制的电子设备
公开(公告)号：US20130235906A1
公开(公告)日：2013-09-12
申请号：US13417078
申请日：2012-03-09
申请人： Moon Jung Kim , Geertjan Joordens , Paolo Sacchetto , Wonjae Choi , Altan N. Yazar , Jaydeep V. Ranade
发明人： Moon Jung Kim , Geertjan Joordens , Paolo Sacchetto , Wonjae Choi , Altan N. Yazar , Jaydeep V. Ranade
IPC分类号： H04B1/7097 , H04L25/08 , H04B15/00
CPC分类号： H03L7/00 , H04B1/123 , H04B15/06 , H04B2215/067
摘要： An electronic device may contain clock circuits, transmitters, and other circuits that serve as sources of noise signals. The noise signals may be characterized by a noise spectrum. The noise spectrum produced by a noise source can be adjusted by adjusting spread spectrum clock circuitry in a clock circuit, by adjusting data scrambling circuitry in a transmitter circuit, or by making other dynamic adjustments to the circuitry of the electronic device. During operation of the electronic device, sensitive circuitry in the device such as wireless receiver circuitry may be adversely affected by the presence of noise from a noise source in the device. Based on information such as which receiver bands and/or channels are being actively received and target sensitivity levels for the receiver circuitry, control circuitry within the electronic device can determine in real time how to minimize interference between the noise source and the wireless receiver circuitry.
摘要翻译：电子设备可以包含用作噪声信号源的时钟电路，发射器和其它电路。噪声信号可以由噪声谱表征。可以通过调整时钟电路中的扩频时钟电路，通过调整发射机电路中的数据加扰电路，或通过对电子设备的电路进行其他动态调整来调整由噪声源产生的噪声频谱。在电子设备的操作期间，诸如无线接收器电路的设备中的敏感电路可能受到来自设备中的噪声源的噪声的存在的不利影响。基于诸如接收机频带和/或频道被主动接收的信息以及接收机电路的目标灵敏度级别，电子设备内的控制电路可以实时地确定如何最小化噪声源和无线接收机电路之间的干扰。

8. 发明申请

US20100091048A1 FRAME SYNCHRONIZATION OF PULSE-WIDTH MODULATED BACKLIGHTS 审中-公开
标题翻译：脉冲宽度调制背光的帧同步
公开(公告)号：US20100091048A1
公开(公告)日：2010-04-15
申请号：US12579261
申请日：2009-10-14
申请人： Andrew P. Aitken , Paolo Sacchetto , Jason Gomez , David Lum
发明人： Andrew P. Aitken , Paolo Sacchetto , Jason Gomez , David Lum
IPC分类号： G06F3/038 , G09G5/10
CPC分类号： G09G3/2092 , G09G3/3406 , G09G3/3611 , G09G2320/0247 , G09G2320/0261 , G09G2320/064
摘要： An apparatus for controlling backlighting of an electronic display, such as a liquid crystal display (LCD) panel. The apparatus may synchronize a power cycle of one or more light-emitting diode (LED) strings to a frame rate of the LCD panel.
摘要翻译：一种用于控制诸如液晶显示器（LCD）面板的电子显示器的背光的装置。该装置可以使一个或多个发光二极管（LED）串的功率周期与LCD面板的帧频同步。

9. 发明授权

US09153179B2 Display systems with handshaking for rapid backlight activation 有权
标题翻译：显示系统具有快速背光激活的握手功能
公开(公告)号：US09153179B2
公开(公告)日：2015-10-06
申请号：US13588978
申请日：2012-08-17
申请人： Paolo Sacchetto , David J. Redman , Colin Witby-Strevens
发明人： Paolo Sacchetto , David J. Redman , Colin Witby-Strevens
IPC分类号： G09G3/34 , G09G3/20
CPC分类号： G09G3/3406 , G09G3/20 , G09G2330/022 , G09G2354/00
摘要： A system may include a graphics controller and a display. The graphics controller may generate video data to display on the display. The display may include a display panel for displaying the video data, a backlight unit for providing the display panel with backlight, and a display timing controller for communicating with the graphics controller over a communications path. The communications path may include a video data path for conveying video data bits, an interrupt path for conveying interrupts, and a sideband control path for conveying control signals such as a backlight enable signal for the backlight unit. The graphics controller and timing controller may perform link training operations to assess link quality between the graphics controller and timing controller. The timing controller may use interrupts to inform the graphics controller of system status. Use of the interrupts may help the system minimize the time consumed during display power-up operations.
摘要翻译：系统可以包括图形控制器和显示器。图形控制器可以产生在显示器上显示的视频数据。显示器可以包括用于显示视频数据的显示面板，用于向显示面板提供背光的背光单元以及用于通过通信路径与图形控制器进行通信的显示定时控制器。通信路径可以包括用于传送视频数据位的视频数据路径，用于传送中断的中断路径，以及用于传送诸如用于背光单元的背光使能信号的控制信号的边带控制路径。图形控制器和定时控制器可以执行链路训练操作以评估图形控制器和时序控制器之间的链路质量。定时控制器可以使用中断来向图形控制器通知系统状态。使用中断可能有助于系统最小化显示上电操作所需的时间。

10. 发明授权

US08842714B2 Electronic device with dynamic noise spectrum control 有权
标题翻译：具有动态噪声频谱控制的电子设备
公开(公告)号：US08842714B2
公开(公告)日：2014-09-23
申请号：US13417078
申请日：2012-03-09
申请人： Moon Jung Kim , Geertjan Joordens , Paolo Sacchetto , Wonjae Choi , Altan N. Yazar , Jaydeep V. Ranade
发明人： Moon Jung Kim , Geertjan Joordens , Paolo Sacchetto , Wonjae Choi , Altan N. Yazar , Jaydeep V. Ranade
IPC分类号： H04B1/00
CPC分类号： H03L7/00 , H04B1/123 , H04B15/06 , H04B2215/067
摘要： An electronic device may contain clock circuits, transmitters, and other circuits that serve as sources of noise signals. The noise signals may be characterized by a noise spectrum. The noise spectrum produced by a noise source can be adjusted by adjusting spread spectrum clock circuitry in a clock circuit, by adjusting data scrambling circuitry in a transmitter circuit, or by making other dynamic adjustments to the circuitry of the electronic device. During operation of the electronic device, sensitive circuitry in the device such as wireless receiver circuitry may be adversely affected by the presence of noise from a noise source in the device. Based on information such as which receiver bands and/or channels are being actively received and target sensitivity levels for the receiver circuitry, control circuitry within the electronic device can determine in real time how to minimize interference between the noise source and the wireless receiver circuitry.
摘要翻译：电子设备可以包含用作噪声信号源的时钟电路，发射器和其它电路。噪声信号可以由噪声谱表征。可以通过调整时钟电路中的扩频时钟电路，通过调整发射机电路中的数据加扰电路，或通过对电子设备的电路进行其他动态调整来调整由噪声源产生的噪声频谱。在电子设备的操作期间，诸如无线接收器电路的设备中的敏感电路可能受到来自设备中的噪声源的噪声的存在的不利影响。基于诸如接收机频带和/或频道被主动接收的信息以及接收机电路的目标灵敏度级别，电子设备内的控制电路可以实时地确定如何最小化噪声源和无线接收机电路之间的干扰。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式