专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08024602B2 Multipath redundant storage system architecture and method 有权
标题翻译：多路径冗余存储系统架构与方法
公开(公告)号：US08024602B2
公开(公告)日：2011-09-20
申请号：US12173001
申请日：2008-07-14
申请人： David Peter DeCenzo , William A. Pagano , Stephen J. Sicola
发明人： David Peter DeCenzo , William A. Pagano , Stephen J. Sicola
IPC分类号： G06F11/00
CPC分类号： G06F11/2089 , G06F11/1076 , G06F11/2005 , G06F11/2007 , G06F11/201 , G06F11/2094
摘要： Disclosed is a storage system and method that provides multi-path bus and component interconnection and isolation in a data storage system. A plurality of data storage devices in a removable assembly are connected to a fabric that is configurable to connect some or all of the data storage devices (or “drives”) to a drive controller and configurable to isolate one or more data storage devices from the drive controller. Multiple controllers, fabrics, and interconnecting buses may be employed to provide redundancy in the event of a connector, bus, or controller failure. Computer program code operating in a host, interface controller, and/or drive controller configures the fabric to isolate failed devices and may be employed to optimize data transfer rates. Data storage devices may be multi-ported. The fabric may comprise any device or devices capable of configurably interconnecting data storage devices to one or more controllers and may comprise multiplexers, cross point switches, port bypass controllers. Fabrics may also provide translation or conversion of one bus or interface format to another format.
摘要翻译：公开了一种在数据存储系统中提供多路径总线和组件互连和隔离的存储系统和方法。可移动组件中的多个数据存储设备连接到可配置为将一些或全部数据存储设备（或“驱动器”）连接到驱动器控制器并可配置为将一个或多个数据存储设备与驱动控制器在连接器，总线或控制器故障的情况下，可以采用多个控制器，结构和互连总线来提供冗余。在主机，接口控制器和/或驱动器控制器中操作的计算机程序代码配置结构以隔离发生故障的设备，并可用于优化数据传输速率。数据存储设备可以是多端口的。结构可以包括能够将数据存储设备可配置地互连到一个或多个控制器的任何设备或设备，并且可以包括多路复用器，交叉点交换机，端口旁路控制器。织物还可以将一个总线或接口格式的翻译或转换提供给另一种格式。

2. 发明申请

US20080276033A1 MULTIPATH REDUNDANT STORAGE SYSTEM ARCHITECTURE AND METHOD 有权
标题翻译：多重冗余存储系统架构及方法
公开(公告)号：US20080276033A1
公开(公告)日：2008-11-06
申请号：US12173001
申请日：2008-07-14
申请人： David Peter DeCenzo , William A. Pagano , Stephen J. Sicola
发明人： David Peter DeCenzo , William A. Pagano , Stephen J. Sicola
IPC分类号： G06F13/40
CPC分类号： G06F11/2089 , G06F11/1076 , G06F11/2005 , G06F11/2007 , G06F11/201 , G06F11/2094
摘要： Disclosed is a storage system and method that provides multi-path bus and component interconnection and isolation in a data storage system. A plurality of data storage devices in a removable assembly are connected to a fabric that is configurable to connect some or all of the data storage devices (or “drives”) to a drive controller and configurable to isolate one or more data storage devices from the drive controller. Multiple controllers, fabrics, and interconnecting buses may be employed to provide redundancy in the event of a connector, bus, or controller failure. Computer program code operating in a host, interface controller, and/or drive controller configures the fabric to isolate failed devices and may be employed to optimize data transfer rates. Data storage devices may be multi-ported. The fabric may comprise any device or devices capable of configurably interconnecting data storage devices to one or more controllers and may comprise multiplexers, cross point switches, port bypass controllers. Fabrics may also provide translation or conversion of one bus or interface format to another format.
摘要翻译：公开了一种在数据存储系统中提供多路径总线和组件互连和隔离的存储系统和方法。可移动组件中的多个数据存储设备连接到可配置为将一些或全部数据存储设备（或“驱动器”）连接到驱动器控制器并可配置为将一个或多个数据存储设备与驱动控制器在连接器，总线或控制器故障的情况下，可以采用多个控制器，结构和互连总线来提供冗余。在主机，接口控制器和/或驱动器控制器中操作的计算机程序代码配置结构以隔离发生故障的设备，并可用于优化数据传输速率。数据存储设备可以是多端口的。结构可以包括能够将数据存储设备可配置地互连到一个或多个控制器的任何设备或设备，并且可以包括多路复用器，交叉点交换机，端口旁路控制器。织物还可以将一个总线或接口格式的翻译或转换提供给另一种格式。

3. 发明授权

US09110731B1 Hard allocation of resources partitioning 有权
标题翻译：硬分配资源分区
公开(公告)号：US09110731B1
公开(公告)日：2015-08-18
申请号：US13586425
申请日：2012-08-15
申请人： Stephen J. Sicola , William A. Pagano , Clark Edward Lubbers , Randolph Scott Crupper , Michael J. Hare
发明人： Stephen J. Sicola , William A. Pagano , Clark Edward Lubbers , Randolph Scott Crupper , Michael J. Hare
IPC分类号： G06F9/00 , G06F12/02 , G06F13/00 , G06F9/50
CPC分类号： G06F9/5077 , G06F9/5088
摘要： Apparatus and associated methodology involving use of a multiple-core processor. A reserved hard allocation of resources partition (HARP) dedicates physical resources for operably supporting a first processing function. The dedicated resources of the reserved HARP include a reserved physical memory that is sized in relation to data processing requirements of the first processing function. The dedicated resources of the first HARP also include a command buffer residing in the reserved physical memory. The dedicated resources of the first HARP also include a reserved physical core of the multiple core processor. The apparatus also includes a second HARP having resources that are used for operably supporting a different second processing function. The second HARP resources operably put transaction requests from the second processing function to the command buffer in the first HARP.
摘要翻译：涉及使用多核处理器的装置和相关方法。资源分配（HARP）的预留硬分配专用于可操作地支持第一处理功能的物理资源。保留的HARP的专用资源包括一个与第一个处理功能的数据处理要求相关的预留物理存储器。第一个HARP的专用资源还包括驻留在保留的物理内存中的命令缓冲区。第一HARP的专用资源还包括多核心处理器的保留物理核心。该装置还包括具有用于可操作地支持不同的第二处理功能的资源的第二HARP。第二个HARP资源可操作地将来自第二处理功能的事务请求提交到第一个HARP中的命令缓冲区。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式