会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Reset synchronisation
    • 重置同步
    • US20100138640A1
    • 2010-06-03
    • US12314020
    • 2008-12-02
    • David Michael GildayPeter Logan Harrod
    • David Michael GildayPeter Logan Harrod
    • G06F15/177
    • G06F1/24
    • Reset control circuitry is disclosed, for controlling a first reset signal for resetting at least a first portion of a circuit and a further reset signal for resetting at least a second portion of said circuit, said reset control circuitry comprising: an input for receiving an input first reset signal; an input for receiving an input further reset signal; an output for outputting an output first reset signal; and an output for outputting an output further reset signal; said reset control circuitry being responsive to detecting deassertion of said input first reset signal when said input further reset signal is asserted to delay deassertion of said output first reset signal so that said output first reset signal is deasserted at a same time or later than said input further reset signal.
    • 公开了复位控制电路,用于控制用于复位电路的至少第一部分的第一复位信号和用于复位所述电路的至少第二部分的另外的复位信号,所述复位控制电路包括:用于接收输入 第一复位信号; 用于接收输入进一步复位信号的输入; 用于输出输出第一复位信号的输出; 以及用于输出输出进一步复位信号的输出; 所述复位控制电路响应于当所述输入进一步复位信号被确定以延迟所述输出第一复位信号的失效时检测到所述输入第一复位信号的失效,以使所述输出第一复位信号在所述输入的同时或晚于所述输入 进一步复位信号。
    • 2. 发明授权
    • Synchronization of two independent reset signals
    • 两个独立复位信号的同步
    • US08250351B2
    • 2012-08-21
    • US12314020
    • 2008-12-02
    • David Michael GildayPeter Logan Harrod
    • David Michael GildayPeter Logan Harrod
    • G06F15/177
    • G06F1/24
    • Reset control circuitry is disclosed, for controlling a first reset signal for resetting at least a first portion of a circuit and a further reset signal for resetting at least a second portion of said circuit, said reset control circuitry comprising: an input for receiving an input first reset signal; an input for receiving an input further reset signal; an output for outputting an output first reset signal; and an output for outputting an output further reset signal; said reset control circuitry being responsive to detecting deassertion of said input first reset signal when said input further reset signal is asserted to delay deassertion of said output first reset signal so that said output first reset signal is deasserted at a same time or later than said input further reset signal.
    • 公开了复位控制电路,用于控制用于复位电路的至少第一部分的第一复位信号和用于复位所述电路的至少第二部分的另外的复位信号,所述复位控制电路包括:用于接收输入 第一复位信号; 用于接收输入进一步复位信号的输入; 用于输出输出第一复位信号的输出; 以及用于输出输出进一步复位信号的输出; 所述复位控制电路响应于当所述输入进一步复位信号被断言以延迟所述输出第一复位信号的失效时检测到所述输入第一复位信号的失效,使得所述输出第一复位信号在所述输入的同时或晚于所述输入 进一步复位信号。
    • 9. 发明授权
    • Apparatus and method for identifying exception routines indicated by
instruction address issued with an instruction fetch command
    • 用于识别由指令获取命令发出的指令地址指示的异常例程的装置和方法
    • US6052774A
    • 2000-04-18
    • US035838
    • 1998-03-06
    • Simon Anthony SegarsPeter Logan HarrodAndrew John Merritt
    • Simon Anthony SegarsPeter Logan HarrodAndrew John Merritt
    • G06F11/28G06F11/36G06F11/00
    • G06F11/3656
    • The present invention provides a debugger interface unit for a data processing apparatus, comprising a control register having a number of fields, each field corresponding to a particular exception routine, and each field being settable to indicate that the debugger wishes to identify an access to the corresponding exception routine. Further, an exception routine catch logic is provided to receive a first signal when a processor core within the data processing apparatus issues an instruction fetch command for an exception routine, and to determine from an instruction address issued with the instruction fetch command which exception routine is being fetched. In addition, the catch logic is arranged to reference the field of the control register corresponding to the determined exception routine to determine if that field has been set, and if the field has been set, to output a breakpoint signal to the processor core.The above approach provides a particularly efficient technique for identifying accesses to exception routines when debugging software, such identification being independent of the base address of the exception routines.
    • 本发明提供了一种用于数据处理设备的调试器接口单元,包括具有多个字段的控制寄存器,每个字段对应于特定异常例程,并且每个字段都可设置为指示调试器希望识别对 相应的例外程序。 此外,当数据处理设备内的处理器核心发出用于异常例程的指令获取命令时,提供异常例程捕捉逻辑以接收第一信号,并且从从指令获取命令发出的指令地址确定该异常例程是 被抓取 此外,捕获逻辑被布置为引用与所确定的异常例程相对应的控制寄存器的字段,以确定该字段是否已被设置,并且如果该字段已被设置,则将断点信号输出到处理器核。 上述方法提供了一种特别有效的技术,用于在调试软件时识别对异常例程的访问,这种标识独立于异常例程的基址。