会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Arithmetic logic unit and method for numerical computations in Galois
fields
    • 伽罗瓦域数值计算的算术逻辑单元和方法
    • US6101520A
    • 2000-08-08
    • US63635
    • 1998-04-20
    • Steven LanDavid H. MillerRichard W. Koralek
    • Steven LanDavid H. MillerRichard W. Koralek
    • G06F7/72G06F7/00
    • G06F7/724
    • An integrated circuit for error correction takes advantage of a novel data representation ("tower representation") for a selected finite Galois field. Using this representation, novel circuits which utilize the hierarchical structures in the subfields of the selected finite Galois field can be constructed. In one embodiment, GF(256) multipliers, GF(256) multiplicative inverse circuits, GF(256) logarithm circuits can be constructed out of GF(16) multipliers, GF(16) multiplicative inverse circuits and other GF(16) components. These GF(16) components, in turn, can be constructed from still simpler GF(4) components. In that embodiment, a user-programmable burstlimiter is provided. In that embodiment also, a novel quadratic equation solver is provided.
    • 用于纠错的集成电路利用了用于所选择的有限伽罗瓦域的新颖数据表示(“塔架表示”)。 使用这种表示,可以构建利用选定的有限伽罗瓦域的子场中的层次结构的新颖电路。 在一个实施例中,GF(256)乘法器,GF(256)乘法逆电路,GF(256)对数电路可以由GF(16)乘法器,GF(16)乘法反向电路和其他GF(16)分量构成。 这些GF(16)组件又可以由更简单的GF(4)组件构成。 在该实施例中,提供了用户可编程突发限幅器。 在该实施例中,还提供了一种新的二次方程求解器。
    • 3. 发明授权
    • System and method for encoding and decoding data using numerical
computations in galois fields
    • 使用Galois域中的数值计算对数据进行编码和解码的系统和方法
    • US5787099A
    • 1998-07-28
    • US542277
    • 1995-10-12
    • Steven LanDavid H. MillerRichard W. Koralek
    • Steven LanDavid H. MillerRichard W. Koralek
    • H03M13/15H03M13/00
    • H03M13/151
    • An integrated circuit for error correction takes advantage of a novel data representation ("tower representation") for a selected finite Galois field. Using this representation, novel circuits which utilize the hierarchical structures in the subfields of the selected finite Galois field can be constructed. In one embodiment, GF(256) multipliers, GF(256) multiplicative inverse circuits, GF(256) logarithm circuits can be constructed out of GF(16) multipliers, GF(16) multiplicative inverse circuits and other GF(16) components. These GF(16) components, in turn, can be constructed from still simpler GF(4) components. In that embodiment, a user-programmable burstlimiter is provided. In that embodiment also, a novel quadratic equation solver is provided.
    • 用于纠错的集成电路利用了用于所选择的有限伽罗瓦域的新颖数据表示(“塔架表示”)。 使用这种表示,可以构建利用选定的有限伽罗瓦域的子场中的层次结构的新颖电路。 在一个实施例中,GF(256)乘法器,GF(256)乘法逆电路,GF(256)对数电路可以由GF(16)乘法器,GF(16)乘法反向电路和其他GF(16)分量构成。 这些GF(16)组件又可以由更简单的GF(4)组件构成。 在该实施例中,提供了用户可编程突发限幅器。 在该实施例中,还提供了一种新的二次方程求解器。
    • 4. 发明授权
    • Modular Galois-field subfield-power integrated inverter-multiplier circuit for Galois-field division over GF(256)
    • GF(256)上Galois-field划分的模块化Galois-field子场集成逆变器乘法器电路
    • US07089276B2
    • 2006-08-08
    • US10273002
    • 2002-10-18
    • David H. MillerRichard W. Koralek
    • David H. MillerRichard W. Koralek
    • G06F7/00
    • G06F7/726G06F2207/3884
    • A modular Galois-field subfield-power integrated inverter-multiplier circuit that may be used to perform Galois-field division over GF(245). The integrated inverter-multiplier circuit combines subfield-power and parallel multiplication and inversion operations performed therein. The circuit is modular, has a relatively low gate count, and is easily pipelined because it does not use random logic. The circuit implements mathematical calculations known as “Galois-field arithmetic” that are required for a variety of digital signaling and processing applications such as Reed-Solomon and Bose-Chaudhuri-Hochquenghem (BCH) error-correction coding systems. Galois-field division is particularly difficult, typically requiring either a great deal of time or highly complex circuits, or both. The circuit uses a unique combination of subfield and power inversion techniques to carry out multiplicative inversion. Furthermore, the circuit uniquely implements Galois-field division by carrying out the multiplicative inversion and the multiplication simultaneously and in parallel. This substantially increases computation speed. The modularity and pipelineability of the present invention also make system design easier and increases the speed and reduces the gate count of an integrated circuit embodying the inverter-multiplier circuit.
    • 可以用于在GF(245)上执行Galois-field分割的模块化Galois-field子场功率集成反相器乘法器电路。 集成逆变器倍增器电路组合了其中执行的子场功率和并行乘法和反相操作。 电路是模块化的,具有相对较低的门数,并且由于不使用随机逻辑而容易流水线化。 该电路实现了诸如Reed-Solomon和Bose-Chaudhuri-Hochquenghem(BCH)纠错编码系统的各种数字信令和处理应用所需的称为“伽罗瓦域算术”的数学计算。 伽罗瓦域划分是特别困难的,通常需要大量的时间或高度复杂的电路,或两者兼有。 该电路使用子场和功率反演技术的独特组合来执行乘法反演。 此外,电路通过同时并行并行执行乘法反演和乘法来唯一地实现伽罗瓦域划分。 这大大增加了计算速度。 本发明的模块化和可流水性还使系统设计更容易,并且提高速度并降低体现逆变器倍增器电路的集成电路的门数。
    • 6. 发明授权
    • Arithmetic logic unit and method for numerical computations in galois
fields
    • 用于数值计算的算术逻辑单元和方法
    • US5812438A
    • 1998-09-22
    • US542262
    • 1995-10-12
    • Steven LanDavid H. MillerRichard W. Koralek
    • Steven LanDavid H. MillerRichard W. Koralek
    • G06F7/72
    • G06F7/724
    • An integrated circuit for error correction takes advantage of a novel data representation ("tower representation") for a selected finite Galois field. Using this representation, novel circuits which utilize the hierarchical structures in the subfields of the selected finite Galois field can be constructed. In one embodiment, GF(256) multipliers, GF(256) multiplicative inverse circuits, GF(256) logarithm circuits can be constructed out of GF(16) multipliers, GF(16) multiplicative inverse circuits and other GF(16) components. These GF(16) components, in turn, can be constructed from still simpler GF(4) components. In that embodiment, a user-programmable burstlimiter is provided. In that embodiment also, a novel quadratic equation solver is provided.
    • 用于纠错的集成电路利用了用于所选择的有限伽罗瓦域的新颖数据表示(“塔架表示”)。 使用这种表示,可以构建利用选定的有限伽罗瓦域的子场中的层次结构的新颖电路。 在一个实施例中,GF(256)乘法器,GF(256)乘法逆电路,GF(256)对数电路可以由GF(16)乘法器,GF(16)乘法反向电路和其他GF(16)分量构成。 这些GF(16)组件又可以由更简单的GF(4)组件构成。 在该实施例中,提供了用户可编程突发限幅器。 在该实施例中,还提供了一种新的二次方程求解器。