专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07089320B1 Apparatus and methods for combining data 有权
标题翻译：用于组合数据的装置和方法
公开(公告)号：US07089320B1
公开(公告)日：2006-08-08
申请号：US09872989
申请日：2001-06-01
申请人： Daniel C. Biederman , Vivian W. Chiang , Jeffrey P. Chou , Malathy Sethuraman , Constantine P. Sapuntzakis
发明人： Daniel C. Biederman , Vivian W. Chiang , Jeffrey P. Chou , Malathy Sethuraman , Constantine P. Sapuntzakis
IPC分类号： G06F15/16
CPC分类号： H04L12/2854 , H04L69/32
摘要： Disclosed are methods and apparatus for combining data segments. At a combiner node, data segments are received from a first node that are destined for a second node. At the combiner node, the received data segments are combined and buffered with previously buffered data segments from the first node if present until a first condition is met. At the combiner node, at least a portion of the combined data segments are sent to the second node when the first condition is met. The received data segments are combined in the combiner node prior to being sent to the second node so as to reduce processing and/or storage resources consumed by the second node.
摘要翻译：公开了用于组合数据段的方法和装置。在组合器节点处，从目的地为第二节点的第一节点接收数据段。在组合器节点处，接收到的数据段被组合并且与来自第一节点的先前缓冲的数据段一起缓冲，如果存在，直到满足第一条件。在组合器节点处，当满足第一条件时，组合数据段的至少一部分被发送到第二节点。所接收的数据段在被发送到第二节点之前组合在组合器节点中，以便减少由第二节点消耗的处理和/或存储资源。

2. 发明授权

US07730202B1 Dynamic interrupt timer 有权
标题翻译：动态中断定时器
公开(公告)号：US07730202B1
公开(公告)日：2010-06-01
申请号：US09906589
申请日：2001-07-16
申请人： Daniel C. Biederman , Malathy Sethuraman , Jeffrey P. Chou
发明人： Daniel C. Biederman , Malathy Sethuraman , Jeffrey P. Chou
IPC分类号： G06F15/16
CPC分类号： H04L47/10 , H04L47/11 , H04L47/193 , H04L47/283
摘要： A method of adjusting a timer is disclosed. The method includes adjusting a timer activation period based on a characteristic of a network and setting the timer using the timer activation period. The timer is used in communicating information over the network.
摘要翻译：公开了一种调整定时器的方法。该方法包括基于网络的特性来调整定时器激活周期，并使用定时器启动周期设置定时器。定时器用于通过网络传送信息。

3. 发明授权

US07860125B2 Flexible time stamping 有权
标题翻译：弹性时间戳
公开(公告)号：US07860125B2
公开(公告)日：2010-12-28
申请号：US12020836
申请日：2008-01-28
申请人： Amrik Bains , Daniel C. Biederman , Darrell Rice Heflin , Norman William Finn , Krishna Kondaka , Peter Geoffrey Jones
发明人： Amrik Bains , Daniel C. Biederman , Darrell Rice Heflin , Norman William Finn , Krishna Kondaka , Peter Geoffrey Jones
IPC分类号： H04J3/16
CPC分类号： H04L43/106 , H04J3/0697 , H04L69/323 , Y04S40/168
摘要： In an example embodiment, an apparatus comprising a physical layer processing device that comprises logic configured to process a packet received from a physical layer interface is disclosed. The physical layer processing device logic is further configured to determine a preamble portion of the packet and a data portion of the packet. The physical layer processing device logic is further configured to insert a timestamp into the preamble portion of the packet. The physical layer processing device logic forwards the packet with the timestamp inserted into the preamble.
摘要翻译：在示例实施例中，公开了一种包括物理层处理设备的设备，其包括被配置为处理从物理层接口接收的分组的逻辑。物理层处理设备逻辑还被配置为确定分组的前导码部分和分组的数据部分。物理层处理设备逻辑还被配置为将时间戳插入到分组的前导码部分中。物理层处理设备逻辑转发具有插入到前同步码中的时间戳的分组。

4. 发明授权

US07366123B1 Power source based sleep mode 有权
标题翻译：基于电源的睡眠模式
公开(公告)号：US07366123B1
公开(公告)日：2008-04-29
申请号：US10016087
申请日：2001-12-12
申请人： Daniel C. Biederman
发明人： Daniel C. Biederman
IPC分类号： G08C17/00
CPC分类号： G06F1/30 , G06F1/3203
摘要： A device and method to allocate a secondary power supply to a Fiber-to-the-Home subscriber is disclosed. The present invention employs methods to selectively accept or rejects packets in order to conserve power of the secondary power supply while allowing critical packets to reach their destinations.
摘要翻译：公开了一种向光纤到户用户分配次级电源的设备和方法。本发明采用方法来选择性地接受或拒绝分组，以便在允许关键分组到达目的地时节省次级电源的功率。

5. 发明授权

US07313686B2 Method and apparatus of integrating link layer security into a physical layer transceiver 有权
标题翻译：将链路层安全性集成到物理层收发器中的方法和装置
公开(公告)号：US07313686B2
公开(公告)日：2007-12-25
申请号：US10676390
申请日：2003-09-30
申请人： Daniel C. Biederman , Li-Jau Yang
发明人： Daniel C. Biederman , Li-Jau Yang
IPC分类号： H04L9/12
CPC分类号： H04L9/00 , H04K1/00
摘要： An apparatus for providing link layer security in a Physical Layer Transceiver (PHY) is disclosed. In one embodiment, the apparatus may comprise analog circuitry configured to interface with a data transmission medium, digital circuitry configured to interface with a Media Access Controller (MAC); and an crypto engine coupled to the digital circuitry.
摘要翻译：公开了一种用于在物理层收发器（PHY）中提供链路层安全性的装置。在一个实施例中，该装置可以包括被配置为与数据传输介质接口的模拟电路，被配置为与介质访问控制器（MAC）接口的数字电路; 以及耦合到数字电路的密码引擎。

6. 发明授权

US07240224B1 Inline power based device communications 有权
标题翻译：基于在线电源的设备通信
公开(公告)号：US07240224B1
公开(公告)日：2007-07-03
申请号：US10651596
申请日：2003-08-29
申请人： Daniel C. Biederman
发明人： Daniel C. Biederman
IPC分类号： G06F1/00 , G06F1/26 , G06F1/32 , G06F11/30
CPC分类号： G06F1/266
摘要： A network power system that is capable of communicating and resolving various inline power allocation issues. The system includes a power source equipment having at least one output power interface capable of transmitting inline power, at least one powered device having an input power interface capable of receiving inline power, and a first transmission media that is coupled between the power source equipment and the at least one powered device. Either or both of the power source equipment and the at least one powered device includes a negotiator that is capable of communicating and resolving the at least one inline power allocation issue. The negotiator, independently or in combination with other negotiators, reaches a negotiated decision and performs at least one response function in an effort to resolve the at least one inline power allocation issue. The system may have a multi-point layout or be experiencing a power outage condition.
摘要翻译：能够通信和解决各种在线功率分配问题的网络电力系统。该系统包括具有能够发送在线功率的至少一个输出功率接口的电源设备，至少一个具有能够接收在线电力的输入电源接口的受电设备，以及耦合在电源设备和所述至少一个动力装置。电源设备和至少一个动力设备中的一个或两者包括能够通信和解决至少一个在线功率分配问题的谈判者。独立或与其他谈判者组合的谈判者达成协商决定并执行至少一个响应功能，以努力解决至少一个在线功率分配问题。系统可能具有多点布局或遇到断电情况。

7. 发明授权

US07711948B2 Method and apparatus of communicating security/encryption information to a physical layer transceiver 有权
标题翻译：将安全/加密信息传送到物理层收发器的方法和装置
公开(公告)号：US07711948B2
公开(公告)日：2010-05-04
申请号：US10676384
申请日：2003-09-30
申请人： Li-Jau Yang , Daniel C. Biederman
发明人： Li-Jau Yang , Daniel C. Biederman
IPC分类号： H04L29/06
CPC分类号： H04L9/0861 , H04L63/0428 , H04L63/162 , H04L69/03 , H04L2209/24
摘要： An apparatus for providing link layer security in a Physical Layer Transceiver (PHY) is disclosed. In one embodiment, the apparatus may comprise analog circuitry configured to interface with a data transmission medium, digital circuitry configured to interface with a Media Access Controller (MAC); and a crypto engine coupled to the digital circuitry. Single interface and multiple interface schemes are provided to control both PHY and crypto functions. Embodiments are disclosed where the PHY controls the crypto device, and where the crypto device controls the PHY.
摘要翻译：公开了一种用于在物理层收发器（PHY）中提供链路层安全性的装置。在一个实施例中，该装置可以包括被配置为与数据传输介质接口的模拟电路，被配置为与介质访问控制器（MAC）接口的数字电路; 以及耦合到数字电路的密码引擎。提供单接口和多接口方案来控制PHY和加密功能。公开了实施例，其中PHY控制密码设备，并且其中密码设备控制PHY。

8. 发明授权

US08843735B2 Method and apparatus of communicating security/encryption information to a physical layer transceiver 有权
标题翻译：将安全/加密信息传送到物理层收发器的方法和装置
公开(公告)号：US08843735B2
公开(公告)日：2014-09-23
申请号：US12752963
申请日：2010-04-01
申请人： Li-Jau Yang , Daniel C. Biederman
发明人： Li-Jau Yang , Daniel C. Biederman
IPC分类号： H04L29/06
CPC分类号： H04L9/0861 , H04L63/0428 , H04L63/162 , H04L69/03 , H04L2209/24
摘要： An apparatus for providing link layer security in a Physical Layer Transceiver (PHY) is disclosed. In one embodiment, the apparatus may comprise analog circuitry configured to interface with a data transmission medium, digital circuitry configured to interface with a Media Access Controller (MAC); and a crypto engine coupled to the digital circuitry. Single interface and multiple interface schemes are provided to control both PHY and crypto functions. Embodiments are disclosed where the PHY controls the crypto device, and where the crypto device controls the PHY.
摘要翻译：公开了一种用于在物理层收发器（PHY）中提供链路层安全性的装置。在一个实施例中，该装置可以包括被配置为与数据传输介质接口的模拟电路，被配置为与介质访问控制器（MAC）接口的数字电路; 以及耦合到数字电路的密码引擎。提供单接口和多接口方案来控制PHY和加密功能。公开了实施例，其中PHY控制密码设备，并且其中密码设备控制PHY。

9. 发明申请

US20130019062A1 RAIDed MEMORY SYSTEM 有权
标题翻译： RAID内存系统
公开(公告)号：US20130019062A1
公开(公告)日：2013-01-17
申请号：US13546346
申请日：2012-07-11
申请人： Jon C.R. Bennett , David M. Smith , Daniel C. Biederman
发明人： Jon C.R. Bennett , David M. Smith , Daniel C. Biederman
IPC分类号： G06F12/08
CPC分类号： G06F3/0688 , G06F3/0611 , G06F3/0614 , G06F3/0659 , G06F3/0689
摘要： A memory system and a method for managing the system is described. The system is configured such a plurality of system controllers, which may be RAID controllers, receive requests from the external environment and distribute the requests to a plurality of memory modules such that data may be stored in the memory modules. A global sequence number is assigned to the data of a data stripe so that the operations related to the data stripe are performed in an ordered manner so that the data remains consistent. A plurality of system controllers may comprise a domain and access a plurality of memory controllers and a plurality of domains may include at least one common memory module.
摘要翻译：描述了用于管理系统的存储器系统和方法。该系统被配置为这样的多个系统控制器，其可以是RAID控制器，从外部环境接收请求并将请求分发到多个存储器模块，使得可以将数据存储在存储器模块中。将全局序列号分配给数据条带的数据，使得与数据条带相关的操作以有序的方式执行，使得数据保持一致。多个系统控制器可以包括域并访问多个存储器控制器，并且多个域可以包括至少一个公共存储器模块。

10. 发明申请

US20090190589A1 FLEXIBLE TIME STAMPING 有权
标题翻译：灵活时间戳
公开(公告)号：US20090190589A1
公开(公告)日：2009-07-30
申请号：US12020836
申请日：2008-01-28
申请人： Amrik Bains , Daniel C. Biederman , Darrell Rice Heflin , Norman William Finn , Krishna Kondaka , Peter Geoffrey Jones
发明人： Amrik Bains , Daniel C. Biederman , Darrell Rice Heflin , Norman William Finn , Krishna Kondaka , Peter Geoffrey Jones
IPC分类号： H04L12/02
CPC分类号： H04L43/106 , H04J3/0697 , H04L69/323 , Y04S40/168
摘要： In an example embodiment, an apparatus comprising a physical layer processing device that comprises logic configured to process a packet received from a physical layer interface is disclosed. The physical layer processing device logic is further configured to determine a preamble portion of the packet and a data portion of the packet. The physical layer processing device logic is further configured to insert a timestamp into the preamble portion of the packet. The physical layer processing device logic forwards the packet with the timestamp inserted into the preamble.
摘要翻译：在示例实施例中，公开了一种包括物理层处理设备的设备，其包括被配置为处理从物理层接口接收的分组的逻辑。物理层处理设备逻辑还被配置为确定分组的前导码部分和分组的数据部分。物理层处理设备逻辑还被配置为将时间戳插入到分组的前导码部分中。物理层处理设备逻辑转发具有插入到前同步码中的时间戳的分组。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式