专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07197600B2 Transferring data along with code for program overlays 失效
标题翻译：传输数据以及程序覆盖的代码
公开(公告)号：US07197600B2
公开(公告)日：2007-03-27
申请号：US10032667
申请日：2001-10-24
申请人： Dave Hylands , Craig Hemsing , Andrew Jones , Henry W. H. Li , Susan Pullman
发明人： Dave Hylands , Craig Hemsing , Andrew Jones , Henry W. H. Li , Susan Pullman
IPC分类号： G06F12/00
CPC分类号： G06F9/44521 , G06F9/44557
摘要： The present invention provides a method for use with program overlays, wherein code segments, along with data segments pertaining to the code segments, are transferred into a receiving memory segment. Program code is separated into common code and overlay code. The overlay code is then broken down into segments according to functionality, and the need to create segments that will fit into a receiving memory segment. An overlay control file is created for each segment, then a wrapper file. Linker command files are created for the common area and code area. The wrapper files and linker command files are used to create a common image file for the code/data. The common image is used to produce overlay sections, which are then concatenated together into one file. This one file is then loaded into memory for transfer of the overlays to a receiving memory area.
摘要翻译：本发明提供了一种与程序覆盖层一起使用的方法，其中代码段以及与代码段有关的数据段被传送到接收存储器段中。程序代码分为通用代码和重叠代码。然后，覆盖代码根据功能被分解成段，并且需要创建适合于接收存储器段的段。为每个段创建一个覆盖控制文件，然后创建一个包装文件。链接器命令文件是为公共区域和代码区域创建的。包装文件和链接器命令文件用于为代码/数据创建一个公共映像文件。公共图像用于产生覆盖部分，然后将它们连接在一起成为一个文件。然后将该一个文件加载到存储器中，以将覆盖层传送到接收存储器区域。

2. 发明授权

US07089390B2 Apparatus and method to reduce memory footprints in processor architectures 有权
标题翻译：减少处理器架构中内存占用的装置和方法
公开(公告)号：US07089390B2
公开(公告)日：2006-08-08
申请号：US10003563
申请日：2001-10-24
申请人： Craig Hemsing , Dave Hylands , Andrew Jones , Henry W. H. Li , Susan Pullman
发明人： Craig Hemsing , Dave Hylands , Andrew Jones , Henry W. H. Li , Susan Pullman
IPC分类号： G06F12/00
CPC分类号： G06F9/44521 , G06F9/44557
摘要： The present invention provides an apparatus and method to reduce the memory footprint of a processor architecture by structuring processor code to be stored in an external device, and transferring into the processor certain code and associated data as it is needed. The processor code or algorithm is divided into a controlling piece and a working piece. The controlling piece can be located on a low-MIPS, high memory-footprint device, whereas the working piece can be located on a high-MIPS, low memory-footprint device. The working piece can also be broken down into phases or segments, which are put in a data store. The segments are then transferred, on an as-needed basis along with associated data, from the store into the constrained memory of the low memory-footprint device. Transfer is facilitated by a segment manager which can be processed from the low-MIPS device, or alternatively from the high-MIPS device.
摘要翻译：本发明提供了一种通过构造要存储在外部设备中的处理器代码并且在需要时将处理器传送到处理器中的某些代码和相关联的数据来减少处理器架构的存储器占用的装置和方法。处理器代码或算法分为控制件和工件。控制件可以位于低MIPS，高内存占用设备上，而工件可以位于高MIPS，低内存占用设备上。工件也可以分为阶段或段，放入数据存储区。然后将片段随着相关数据的需要从商店转移到低内存占用设备的约束存储器中。转移由段管理器促成，该管理器可以从低MIPS设备或者替代地从高MIPS设备处理。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式