会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • Visual display
    • 视觉显示
    • US20010048276A1
    • 2001-12-06
    • US09872663
    • 2001-06-01
    • Complete Substrate Solutions Limited
    • Ingemar V. RodriguezWilliam P. Bischoff
    • G09G003/10
    • H01J29/92H01J31/127H01J2329/92
    • A display has a cathode 1 and an anode 2. These are in plate form and held spaced apart by a peripheral frame 3, to which they are both sealed. The cathode has an emission layer 11 deposited on a front ceramic layer 12 with vias 14 to the emission layer. The foundation layer is fired, ground flat and has via apertures cut through it and filled 17 prior to lamination of the front layer. Onto the back face of the substrate, preferably prior to deposition of the emission layer, is spun on a dielectric layer 21, which is developed with the aid of a temporary mask (not shown) to provide etchable tracks. These are etched to leave grooves 22 corresponding to metallic interconnections 23 from the foundation layer vias 17 to vias 24 in the next dielectric layer 25, typically thicker than the previous one 21. The metallic interconnections 23 are formed by screen printing and firing. Then another pair of dielectric layers 26, 27 is laid down, developed, etched and filled with interconnections 28 and vias 29 for connection to next vias. The process is continued to build four pairs of dielectric layers behind the foundation layer 16. In each successive layer, the vias are progressively spaced further apart and their arrangement organised so that they can make contact, via metallic pads 31 provided in like manner to the interconnection tracks, with driver chip contacts.
    • 显示器具有阴极1和阳极2.它们是板形的并且被周边框架3间隔开,它们都被密封。 阴极具有在具有通孔14的前陶瓷层12上沉积到发射层的发射层11。 基础层被烧制,磨平,并通过孔切开,并在前层层压之前填充17。 在衬底的背面,优选地在沉积发射层之前,在介电层21上旋转,介电层21借助于临时掩模(未示出)显影以提供可蚀刻轨道。 这些被蚀刻以将对应于金属互连23的凹槽22从基底层通孔17留下到下一个电介质层25中的通孔24,通常比先前的介电层更厚21.金属互连23通过丝网印刷和烧制形成。 然后将另一对电介质层26,27放置,显影,蚀刻并填充互连件28和通孔29,以连接到下一个通孔。 该过程继续在基础层16之后构建四对电介质层。在每个连续层中,通孔被逐渐间隔开,并且它们的布置组织使得它们可以通过金属垫31以类似的方式提供接触 互连轨道,带驱动芯片触点。