专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07768336B2 Level shifting circuit 有权
标题翻译：电平转换电路
公开(公告)号：US07768336B2
公开(公告)日：2010-08-03
申请号：US12208056
申请日：2008-09-10
申请人： Chung-hee Kim , Min-su Kim , Jin-soo Park
发明人： Chung-hee Kim , Min-su Kim , Jin-soo Park
IPC分类号： H03L5/00
CPC分类号： H03K19/00323 , H03K19/0016 , H03K19/018528
摘要： A level shifting circuit includes a first level shifting unit including a plurality of signal transfer units; a first operation control unit inactivating some of signal transfer units of the first level shifting unit in response to a clamping signal; a second level shifting unit connected in parallel to the first level shifting unit and comprising a plurality of signal transfer units; a second operation control unit inactivating some of signal transfer units of the second level shifting unit in response to the clamping signal; a signal output unit connected to output ends of the first and second level shifting units; and a clamping unit fixing the output ends of the first and second level shifting units to a predetermined voltage level in response to the clamping signal.
摘要翻译：电平移位电路包括：包括多个信号传送单元的第一电平移位单元; 第一操作控制单元响应于钳位信号而使第一电平移位单元的一些信号传送单元失活; 与第一电平移位单元并联连接并包括多个信号传送单元的第二电平移位单元; 第二操作控制单元响应于所述钳位信号而使所述第二电平移位单元的一些信号传送单元失活; 连接到第一和第二电平移动单元的输出端的信号输出单元; 以及夹紧单元，其响应于所述夹紧信号将所述第一和第二电平移位单元的输出端固定到预定电压电平。

2. 发明授权

US07590900B2 Flip flop circuit & same with scan function 有权
标题翻译：触发电路与扫描功能相同
公开(公告)号：US07590900B2
公开(公告)日：2009-09-15
申请号：US11239323
申请日：2005-09-30
申请人： Chung-hee Kim , Min-su Kim
发明人： Chung-hee Kim , Min-su Kim
IPC分类号： G01R31/28 , G11C29/00
CPC分类号： G01R31/318541 , H03K3/0375 , H03K17/693
摘要： A pulse-based flip flop, which outputs a scan input signal and a data signal, may include: a pulse generator to generate a pulse signal for coordinating operation of the flip flop; a multiplexer to receive the data signal, the scan input signal, and a scan enable signal, and to selectively output one of the data signal and the scan input signal in response to the scan enable signal; and a latch unit to transfer therethrough a signal received from the multiplexer according to the pulse signal.
摘要翻译：输出扫描输入信号和数据信号的基于脉冲的触发器可以包括：脉冲发生器，用于产生用于协调触发器操作的脉冲信号; 多路复用器，用于接收数据信号，扫描输入信号和扫描使能信号，并响应于扫描使能信号选择性地输出数据信号和扫描输入信号之一; 以及锁存单元，用于根据脉冲信号传输从多路复用器接收的信号。

3. 发明申请

US20060085709A1 Flip flop circuit & same with scan function 有权
公开(公告)号：US20060085709A1
公开(公告)日：2006-04-20
申请号：US11239323
申请日：2005-09-30
申请人： Chung-hee Kim , Min-su Kim
发明人： Chung-hee Kim , Min-su Kim
IPC分类号： G01R31/28
CPC分类号： G01R31/318541 , H03K3/0375 , H03K17/693
摘要： A pulse-based flip flop, which outputs a scan input signal and a data signal, may include: a pulse generator to generate a pulse signal for coordinating operation of the flip flop; a multiplexer to receive the data signal, the scan input signal, and a scan enable signal, and to selectively output one of the data signal and the scan input signal in response to the scan enable signal; and a latch unit to transfer therethrough a signal received from the multiplexer according to the pulse signal.

4. 发明申请

US20090201069A1 LEVEL SHIFTING CIRCUIT 有权
标题翻译：水平移位电路
公开(公告)号：US20090201069A1
公开(公告)日：2009-08-13
申请号：US12208056
申请日：2008-09-10
申请人： Chung-hee Kim , Min-su Kim , Jin-soo Park
发明人： Chung-hee Kim , Min-su Kim , Jin-soo Park
IPC分类号： H03L5/00
CPC分类号： H03K19/00323 , H03K19/0016 , H03K19/018528
摘要： A level shifting circuit includes a first level shifting unit including a plurality of signal transfer units; a first operation control unit inactivating some of signal transfer units of the first level shifting unit in response to a clamping signal; a second level shifting unit connected in parallel to the first level shifting unit and comprising a plurality of signal transfer units; a second operation control unit inactivating some of signal transfer units of the second level shifting unit in response to the clamping signal; a signal output unit connected to output ends of the first and second level shifting units; and a clamping unit fixing the output ends of the first and second level shifting units to a predetermined voltage level in response to the clamping signal.
摘要翻译：电平移位电路包括：包括多个信号传送单元的第一电平移位单元; 第一操作控制单元响应于钳位信号而使第一电平移位单元的一些信号传送单元失活; 与第一电平移位单元并联连接并包括多个信号传送单元的第二电平移位单元; 第二操作控制单元响应于所述钳位信号而使所述第二电平移位单元的一些信号传送单元失活; 连接到第一和第二电平移动单元的输出端的信号输出单元; 以及夹紧单元，其响应于所述夹紧信号将所述第一和第二电平移位单元的输出端固定到预定电压电平。

5. 发明授权

US06972601B2 Sense amplifier having synchronous reset or asynchronous reset capability 失效
标题翻译：具有同步复位或异步复位功能的感应放大器
公开(公告)号：US06972601B2
公开(公告)日：2005-12-06
申请号：US10627855
申请日：2003-07-25
申请人： Min-su Kim
发明人： Min-su Kim
IPC分类号： G01R19/00 , G11C7/06 , H03F3/45 , H03K3/356
CPC分类号： H03K3/356191 , G11C7/062 , H03K3/356182
摘要： A sense amplifier having a synchronous reset capability or an asynchronous reset capability, which is readily implemented and has high speed, is provided. The sense amplifier includes a first sense-amplifying unit which sense-amplifies an input signal in response to a clock signal and generates an output signal, and a second sense-amplifying unit which sense-amplifies a complementary signal of the input signal in response to the clock signal and generates a complementary signal of the output signal. The sense amplifier further includes a first controller which is connected to the first sense-amplifying unit and sets the output signal in response to a reset signal and an inverted signal of the reset signal, and a second controller which is connected to the second sense-amplifying unit and resets the complementary signal of the output signal in response to the reset signal and the inverted signal of the reset signal.
摘要翻译：提供具有同步复位能力或异步复位能力的读出放大器，其易于实现并且具有高速度。感测放大器包括：第一感测放大单元，其响应于时钟信号来感测放大输入信号并产生输出信号;以及第二感测放大单元，其响应于所述输入信号而对输入信号的互补信号进行感测放大时钟信号并产生输出信号的互补信号。感测放大器还包括第一控制器，其连接到第一感测放大单元，并且响应于复位信号和复位信号的反相信号设置输出信号;以及第二控制器，其连接到第二感测放大单元，放大单元，并且响应于复位信号和复位信号的反相信号复位输出信号的互补信号。

6. 发明申请

US20050225372A1 High speed flip-flops and complex gates using the same 有权
标题翻译：高速触发器和使用相同的复合门
公开(公告)号：US20050225372A1
公开(公告)日：2005-10-13
申请号：US11095187
申请日：2005-03-31
申请人： Min-su Kim
发明人： Min-su Kim
IPC分类号： H03K3/3562 , H03K3/012 , H03K3/037 , H03K3/289 , H03K3/356 , H03K5/1532 , H03K19/096 , H03K19/20
CPC分类号： H03K3/012 , H03K3/356121 , H03K3/356191 , H03K19/20
摘要： In high-speed flip-flops and complex gates using the same, the flip-flop includes a first PMOS transistor and second and third NMOS transistors, which are serially connected between a power supply voltage and a ground voltage. Gates of the first PMOS transistor and the second NMOS transistor are connected to input data. A gate of the third NMOS transistor is connected to a clock pulse signal. A logic level of a first intermediate node between the first PMOS transistor and the second NMOS transistor is latched by a first latch. The flip-flop further includes a fourth PMOS transistor and fifth and sixth NMOS transistors, which are serially connected between a power supply voltage and a ground voltage. Gates of the fourth PMOS transistor and the fifth NMOS transistor are connected to the first intermediate node. A gate of the sixth NMOS transistor is connected to the clock pulse signal. A logic level of a second intermediate node between the fourth PMOS transistor and the fifth NMOS transistor is latched by a second latch. Accordingly, intermediate nodes of the flip-flops are connected to ground voltages via two NMOS transistors upon logic level switching, rather than three or more, so that the switching time of the device is shortened.
摘要翻译：在使用其的高速触发器和复合栅极中，触发器包括串联连接在电源电压和接地电压之间的第一PMOS晶体管和第二和第三NMOS晶体管。第一PMOS晶体管和第二NMOS晶体管的栅极连接到输入数据。第三NMOS晶体管的栅极连接到时钟脉冲信号。第一PMOS晶体管和第二NMOS晶体管之间的第一中间节点的逻辑电平由第一锁存器锁存。触发器还包括串联连接在电源电压和接地电压之间的第四PMOS晶体管和第五和第六NMOS晶体管。第四PMOS晶体管和第五NMOS晶体管的栅极连接到第一中间节点。第六个NMOS晶体管的栅极连接到时钟脉冲信号。第四PMOS晶体管和第五NMOS晶体管之间的第二中间节点的逻辑电平由第二锁存器锁存。因此，触发器的中间节点在逻辑电平切换而不是三个或更多时通过两个NMOS晶体管连接到接地电压，从而缩短了器件的切换时间。

7. 发明授权

US08463201B2 Apparatus and method for removing transmission leakage signal 有权
标题翻译：去除传输泄漏信号的装置和方法
公开(公告)号：US08463201B2
公开(公告)日：2013-06-11
申请号：US13151815
申请日：2011-06-02
申请人： Sung-chan Jung , Youngoo Yang , Min-su Kim
发明人： Sung-chan Jung , Youngoo Yang , Min-su Kim
IPC分类号： H04B1/04
CPC分类号： H04B1/525
摘要： An apparatus and method for removing a transmission leakage signal from a radio frequency identification (RFID) reader are provided. The apparatus includes a removing unit having a device of a large impedance and a phase shifter capable of a wide range phase change with respect to a leakage signal, thereby optimally removing the transmission leakage signal irrespective of a change in the frequency characteristics and a change in the length of a cable.
摘要翻译：提供了一种用于从射频识别（RFID）读取器去除传输泄漏信号的装置和方法。该装置包括具有大阻抗的装置的去除单元和能够相对于泄漏信号进行宽范围相位变化的移相器，从而最佳地消除了传输泄漏信号，而不管频率特性的变化和变化电缆的长度。

8. 发明申请

US20080061853A1 HIGH SPEED FLIP-FLOPS AND COMPLEX GATES USING THE SAME 有权
公开(公告)号：US20080061853A1
公开(公告)日：2008-03-13
申请号：US11926664
申请日：2007-10-29
申请人： Min-su Kim
发明人： Min-su Kim
IPC分类号： H03K3/356 , H03K19/0175
CPC分类号： H03K3/012 , H03K3/356121 , H03K3/356191 , H03K19/20
摘要： In high-speed flip-flops and complex gates using the same, the flip-flop includes a first PMOS transistor and second and third NMOS transistors, which are serially connected between a power supply voltage and a ground voltage. Gates of the first PMOS transistor and the second NMOS transistor are connected to input data. A gate of the third NMOS transistor is connected to a clock pulse signal. A logic level of a first intermediate node between the first PMOS transistor and the second NMOS transistor is latched by a first latch. The flip-flop further includes a fourth PMOS transistor and fifth and sixth NMOS transistors, which are serially connected between a power supply voltage and a ground voltage. Gates of the fourth PMOS transistor and the fifth NMOS transistor are connected to the first intermediate node. A gate of the sixth NMOS transistor is connected to the clock pulse signal. A logic level of a second intermediate node between the fourth PMOS transistor and the fifth NMOS transistor is latched by a second latch. Accordingly, intermediate nodes of the flip-flops are connected to ground voltages via two NMOS transistors upon logic level switching, rather than three or more, so that the switching time of the device is shortened.

9. 发明申请

US20070197265A1 Level shifters and level shifting methods for suppressing current flow and generating fixed output values 有权
标题翻译：电平移位器和电平转换方法，用于抑制电流和产生固定输出值
公开(公告)号：US20070197265A1
公开(公告)日：2007-08-23
申请号：US11708354
申请日：2007-02-21
申请人： Jin-soo Park , Min-su Kim
发明人： Jin-soo Park , Min-su Kim
IPC分类号： H04B1/16 , H04B1/38 , H04M1/00
CPC分类号： H03K3/35613
摘要： A level shifter includes a level shifting circuit which receives input signal from a function block and changes the voltage level of the input signal, to output an output signal; a current blocking circuit, which suppresses current flowing to the level shifting circuit in an input suppression mode in which power supplied to the function block is cut and deactivates the level shifting circuit; and an output control circuit, which controls the output signal of the level shifting circuit to have a direct current (DC) voltage level in the input suppression mode.
摘要翻译：电平移位器包括电平移位电路，其接收来自功能块的输入信号并改变输入信号的电压电平，以输出输出信号; 电流阻塞电路，其抑制在输入抑制模式中流向电平移位电路的电流，其中提供给功能块的功率被切断并且使电平移位电路停用; 以及输出控制电路，其控制电平移位电路的输出信号在输入抑制模式下具有直流（DC）电压电平。

10. 发明授权

US07247261B2 Nonlinear optical material with nano-sized dendrimer structure 有权
标题翻译：具有纳米尺寸树枝状聚合物结构的非线性光学材料
公开(公告)号：US07247261B2
公开(公告)日：2007-07-24
申请号：US10699138
申请日：2003-10-30
申请人： Jung Yun Do , Seung Koo Park , Jung Jin Ju , Suntak Park , Min-su Kim , Myung Hyun Lee
发明人： Jung Yun Do , Seung Koo Park , Jung Jin Ju , Suntak Park , Min-su Kim , Myung Hyun Lee
IPC分类号： G02B5/23 , C08F283/01 , C08F283/08 , F21V9/00
CPC分类号： C08F290/00 , C08F283/00 , C08G83/003
摘要： The present invention relates to a non-linear optical material having a dendrimer structure; and, more particularly, to a non-linear optical material having organic chromophores at the ends and formed based on ester linkages and/or ether linkages. Since the non-linear optical material of the present invention is formed based on ester linkages and/or ether linkages, it is very stable. Also, because it is a dendrimer structure, it has the properties of a polymer while having a strong connection ability at the ends, and this makes the non-linear optical material easily adopt organic chromophores easily. As it is stable thermally and optically, it can be applied to optical communication usefully.
摘要翻译：本发明涉及具有树枝状大分子结构的非线性光学材料; 更具体地说，涉及在端部具有有机发色团并基于酯键和/或醚键形成的非线性光学材料。由于本发明的非线性光学材料是基于酯键和/或醚键形成的，所以非常稳定。此外，由于它是树枝状聚合物结构，它具有聚合物的性质，同时在端部具有强连接能力，这使得非线性光学材料容易地容易地采用有机发色团。由于它是热和光学稳定的，它可以有效地应用于光学通信。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式