专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20110205221A1 DISPLAY AND COMPENSATION CIRCUIT THEREFOR 有权
标题翻译：显示和补偿电路
公开(公告)号：US20110205221A1
公开(公告)日：2011-08-25
申请号：US12709295
申请日：2010-02-19
申请人： Chih-Lung Lin , Kuan-Wen Chou , Chun-Da Tu
发明人： Chih-Lung Lin , Kuan-Wen Chou , Chun-Da Tu
IPC分类号： G06F3/038
CPC分类号： G09G3/3225 , G09G3/2092 , G09G2320/043 , G09G2320/045
摘要： A display includes a scan line, a data line, a pixel circuit, a compensation circuit, a voltage controller, and a data line driver. The data line forms a junction with the scan line. The pixel circuit is disposed at the junction of the scan line and the data line. When the scan line and the data line are driven, the pixel circuit generates a driving current. The compensation circuit generates a comparing signal and a positioning signal based on the driving current. The voltage controller generates a reference voltage that corresponds to the positioning signal with reference to the comparing signal. The data line driver corrects an image signal based on the reference voltage, and drives the data line with the corrected image signal. A compensation circuit for the display is also disclosed.
摘要翻译：显示器包括扫描线，数据线，像素电路，补偿电路，电压控制器和数据线驱动器。数据线与扫描线形成一个结。像素电路设置在扫描线和数据线的接合处。当扫描线和数据线被驱动时，像素电路产生驱动电流。补偿电路根据驱动电流产生比较信号和定位信号。参考比较信号，电压控制器产生对应于定位信号的参考电压。数据线驱动器根据参考电压校正图像信号，并用修正的图像信号驱动数据线。还公开了一种用于显示器的补偿电路。

2. 发明授权

US08354983B2 Display and compensation circuit therefor 有权
标题翻译：显示和补偿电路
公开(公告)号：US08354983B2
公开(公告)日：2013-01-15
申请号：US12709295
申请日：2010-02-19
申请人： Chih-Lung Lin , Kuan-Wen Chou , Chun-Da Tu
发明人： Chih-Lung Lin , Kuan-Wen Chou , Chun-Da Tu
IPC分类号： G09G3/30
CPC分类号： G09G3/3225 , G09G3/2092 , G09G2320/043 , G09G2320/045
摘要： A display includes a scan line, a data line, a pixel circuit, a compensation circuit, a voltage controller, and a data line driver. The data line forms a junction with the scan line. The pixel circuit is disposed at the junction of the scan line and the data line. When the scan line and the data line are driven, the pixel circuit generates a driving current. The compensation circuit generates a comparing signal and a positioning signal based on the driving current. The voltage controller generates a reference voltage that corresponds to the positioning signal with reference to the comparing signal. The data line driver corrects an image signal based on the reference voltage, and drives the data line with the corrected image signal. A compensation circuit for the display is also disclosed.
摘要翻译：显示器包括扫描线，数据线，像素电路，补偿电路，电压控制器和数据线驱动器。数据线与扫描线形成一个结。像素电路设置在扫描线和数据线的接合处。当扫描线和数据线被驱动时，像素电路产生驱动电流。补偿电路根据驱动电流产生比较信号和定位信号。参考比较信号，电压控制器产生对应于定位信号的参考电压。数据线驱动器根据参考电压校正图像信号，并用修正的图像信号驱动数据线。还公开了一种用于显示器的补偿电路。

3. 发明授权

US08081731B2 Shift register 有权
标题翻译：移位寄存器
公开(公告)号：US08081731B2
公开(公告)日：2011-12-20
申请号：US12615247
申请日：2009-11-09
申请人： Chih-Lung Lin , Chun-Da Tu , Yung-Chih Chen
发明人： Chih-Lung Lin , Chun-Da Tu , Yung-Chih Chen
IPC分类号： G11C19/00
CPC分类号： G11C19/28 , G09G3/32 , G09G2310/0286
摘要： A shift register includes a plurality of electrically connected shift units. Each shift unit includes a pull-up circuit, a pull-up driving circuit, a pull-down circuit, and a pull-down driving circuit. The pull-up circuit outputs a first signal to an output node according to the first signal and a voltage of a driving node. The pull-up driving drives the pull-up circuit according to an output voltage of the previous shift unit. The pull-down driving circuit outputs a low level voltage to the driving node and the output node according to the first signal and a second signal. The pull-down circuit resets the pull-up driving circuit according to the voltage of the output node and outputs the low level voltage to the output node and the driving node according to a third signal and a fourth signal.
摘要翻译：移位寄存器包括多个电连接的移位单元。每个移位单元包括上拉电路，上拉驱动电路，下拉电路和下拉驱动电路。上拉电路根据第一信号和驱动节点的电压向输出节点输出第一信号。上拉驱动根据前一个移位单元的输出电压驱动上拉电路。下拉驱动电路根据第一信号和第二信号向驱动节点和输出节点输出低电平电压。下拉电路根据输出节点的电压来复位上拉驱动电路，并根据第三信号和第四信号将低电平电压输出到输出节点和驱动节点。

4. 发明授权

US07929658B2 Shift register circuit having bi-directional transmission mechanism 有权
标题翻译：移位寄存器电路具有双向传输机制
公开(公告)号：US07929658B2
公开(公告)日：2011-04-19
申请号：US12605359
申请日：2009-10-25
申请人： Chih-Lung Lin , Chun-Da Tu , Yung-Chih Chen
发明人： Chih-Lung Lin , Chun-Da Tu , Yung-Chih Chen
IPC分类号： G11C19/00
CPC分类号： G11C19/28
摘要： A shift register includes a plurality of shift register stages for providing gate signals. Each shift register stage has a pull-up unit, a carry unit, a carry control unit, an input unit and a pull-down unit. The pull-up unit is employed to pull up a gate signal according to a driving control voltage and a first clock. The carry unit generates a preliminary start pulse signal based on the driving control voltage and the first clock. The carry control unit outputs the preliminary start pulse signal to become a forward or backward start pulse signal according to first and second bias voltages. The input unit is utilized for inputting a start pulse signal generated by a preceding or succeeding shift register stage to become the driving control voltage. The pull-down unit pulls down the gate signal, the preliminary start pulse signal and the driving control voltage according to multiple clocks.
摘要翻译：移位寄存器包括用于提供门信号的多个移位寄存器级。每个移位寄存器级具有上拉单元，进位单元，进位控制单元，输入单元和下拉单元。上拉单元用于根据驱动控制电压和第一时钟上拉栅极信号。进位单元基于驱动控制电压和第一时钟产生初步启动脉冲信号。进位控制单元根据第一和第二偏置电压输出初步起始脉冲信号以成为正向或反向启动脉冲信号。输入单元用于输入由前一个或后一个移位寄存器级产生的起始脉冲信号，以成为驱动控制电压。下拉单元根据多个时钟下拉门信号，初始启动脉冲信号和驱动控制电压。

5. 发明申请

US20110044423A1 SHIFT REGISTER 有权
标题翻译：移位寄存器
公开(公告)号：US20110044423A1
公开(公告)日：2011-02-24
申请号：US12615247
申请日：2009-11-09
申请人： Chih-Lung Lin , Chun-Da Tu , Yung-Chih Chen
发明人： Chih-Lung Lin , Chun-Da Tu , Yung-Chih Chen
IPC分类号： G11C19/00
CPC分类号： G11C19/28 , G09G3/32 , G09G2310/0286
摘要： A shift register includes a plurality of electrically connected shift units. Each shift unit includes a pull-up circuit, a pull-up driving circuit, a pull-down circuit, and a pull-down driving circuit. The pull-up circuit outputs a first signal to an output node according to the first signal and a voltage of a driving node. The pull-up driving drives the pull-up circuit according to an output voltage of the previous shift unit. The pull-down driving circuit outputs a low level voltage to the driving node and the output node according to the first signal and a second signal. The pull-down circuit resets the pull-up driving circuit according to the voltage of the output node and outputs the low level voltage to the output node and the driving node according to a third signal and a fourth signal.
摘要翻译：移位寄存器包括多个电连接的移位单元。每个移位单元包括上拉电路，上拉驱动电路，下拉电路和下拉驱动电路。上拉电路根据第一信号和驱动节点的电压向输出节点输出第一信号。上拉驱动根据前一个移位单元的输出电压驱动上拉电路。下拉驱动电路根据第一信号和第二信号向驱动节点和输出节点输出低电平电压。下拉电路根据输出节点的电压来复位上拉驱动电路，并根据第三信号和第四信号将低电平电压输出到输出节点和驱动节点。

6. 发明申请

US20110013740A1 SHIFT REGISTER CIRCUIT HAVING BI-DIRECTIONAL TRANSMISSION MECHANISM 有权
标题翻译：具有双向传输机制的移位寄存器电路
公开(公告)号：US20110013740A1
公开(公告)日：2011-01-20
申请号：US12605359
申请日：2009-10-25
申请人： Chih-Lung Lin , Chun-Da Tu , Yung-Chih Chen
发明人： Chih-Lung Lin , Chun-Da Tu , Yung-Chih Chen
IPC分类号： G11C19/00
CPC分类号： G11C19/28
摘要： A shift register includes a plurality of shift register stages for providing gate signals. Each shift register stage has a pull-up unit, a carry unit, a carry control unit, an input unit and a pull-down unit. The pull-up unit is employed to pull up a gate signal according to a driving control voltage and a first clock. The carry unit generates a preliminary start pulse signal based on the driving control voltage and the first clock. The carry control unit outputs the preliminary start pulse signal to become a forward or backward start pulse signal according to first and second bias voltages. The input unit is utilized for inputting a start pulse signal generated by a preceding or succeeding shift register stage to become the driving control voltage. The pull-down unit pulls down the gate signal, the preliminary start pulse signal and the driving control voltage according to multiple clocks.
摘要翻译：移位寄存器包括用于提供门信号的多个移位寄存器级。每个移位寄存器级具有上拉单元，进位单元，进位控制单元，输入单元和下拉单元。上拉单元用于根据驱动控制电压和第一时钟上拉栅极信号。进位单元基于驱动控制电压和第一时钟产生初步启动脉冲信号。进位控制单元根据第一和第二偏置电压输出初步起始脉冲信号以成为正向或反向启动脉冲信号。输入单元用于输入由前一个或后一个移位寄存器级产生的起始脉冲信号，以成为驱动控制电压。下拉单元根据多个时钟下拉门信号，初始启动脉冲信号和驱动控制电压。

7. 发明授权

US08199076B2 Pixel circuit 有权
标题翻译：像素电路
公开(公告)号：US08199076B2
公开(公告)日：2012-06-12
申请号：US12261214
申请日：2008-10-30
申请人： Chih-Lung Lin , Kuan-Wen Chou
发明人： Chih-Lung Lin , Kuan-Wen Chou
IPC分类号： G09G3/30
CPC分类号： H03K19/00384 , G09G3/3233 , G09G2300/0819 , G09G2300/0861 , G09G2310/06 , G09G2320/043
摘要： A pixel circuit includes an LED having an anode that receives a driving current and a cathode that receives a scan signal, and a driving circuit including: a switch unit operable according to a voltage signal, and adapted for permitting transfer of a data signal when operating in an on state; a capacitor having a first end coupled to the switch unit, and a second end; a first transistor having a first terminal that is coupled to the second end of the capacitor, a second terminal that is coupled to the anode of the LED, and a control terminal that is coupled to the first end of the capacitor; and a second transistor having a first terminal that is adapted for coupling to the voltage source, a second terminal that is coupled to the first terminal of the first transistor, and a control terminal that is adapted for receiving a reference voltage.
摘要翻译：像素电路包括具有接收驱动电流的阳极的LED和接收扫描信号的阴极，以及驱动电路，包括：开关单元，其可根据电压信号进行操作，并且适于在操作时允许数据信号的传送处于状态; 电容器，其具有耦合到所述开关单元的第一端，以及第二端; 第一晶体管，其具有耦合到所述电容器的第二端的第一端子，耦合到所述LED的阳极的第二端子和耦合到所述电容器的所述第一端的控制端子; 以及具有适于耦合到电压源的第一端子的第二晶体管，耦合到第一晶体管的第一端子的第二端子和适于接收参考电压的控制端子。

8. 发明授权

US09115310B2 Fluorescent material and light emitting device using the same 有权
标题翻译：荧光材料和使用其的发光装置
公开(公告)号：US09115310B2
公开(公告)日：2015-08-25
申请号：US13470651
申请日：2012-05-14
申请人： Yao-Tsung Chuang , Jen-Shrong Uen , Chih-Lung Lin
发明人： Yao-Tsung Chuang , Jen-Shrong Uen , Chih-Lung Lin
IPC分类号： H01J1/63 , C09K11/78 , C09K11/80 , C09K11/77 , H01L33/50
CPC分类号： C09K11/7774 , H01L33/502 , H01L2224/48091 , H01L2224/48247 , H01L2224/8592 , H01L2924/181 , H01L2924/00012 , H01L2924/00014
摘要： A fluorescent material and a light emitting device using the same are provided. The fluorescent material has a general formula of ((LumA1-m)zCe1-z)3Q5O12, wherein 0
摘要翻译：提供荧光材料和使用其的发光装置。荧光材料具有通式（（LumA1-m）zCe1-z）3Q5O12，其中0

9. 发明授权

US08494052B2 Dynamic selection of motion estimation search ranges and extended motion vector ranges 有权
标题翻译：运动估计搜索范围和扩展运动矢量范围的动态选择
公开(公告)号：US08494052B2
公开(公告)日：2013-07-23
申请号：US11400051
申请日：2006-04-07
申请人： Cheng Chang , Chih-Lung Lin , Thomas W. Holcomb
发明人： Cheng Chang , Chih-Lung Lin , Thomas W. Holcomb
IPC分类号： H04N11/02
CPC分类号： H04N19/192 , H04N19/51
摘要： Techniques and tools for selecting search ranges and/or motion vector ranges during motion estimation are described. For example, a video encoder performs motion estimation constrained by a first search range, which results in multiple motion vectors. The encoder computes motion vector distribution information for the motion vectors. To compute the distribution information, the encoder can track the motion vectors in a histogram and count how many of the motion vectors fall within each of multiple intervals for the distribution information. The encoder then selects a second search range and performs motion estimation constrained by the second search range. Selecting the second search range can include selecting a motion vector range, which in some cases in effect determines the second search range.
摘要翻译：描述了在运动估计期间选择搜索范围和/或运动矢量范围的技术和工具。例如，视频编码器执行由第一搜索范围约束的运动估计，其导致多个运动矢量。编码器计算运动矢量的运动矢量分布信息。为了计算分布信息，编码器可以跟踪直方图中的运动矢量，并计算多少个运动矢量落在分布信息的多个间隔的每一个中。然后，编码器选择第二搜索范围并执行受第二搜索范围约束的运动估计。选择第二搜索范围可以包括选择运动矢量范围，其在某些情况下有效地确定第二搜索范围。

10. 发明申请

US20130010861A1 USE OF FRAME CACHING TO IMPROVE PACKET LOSS RECOVERY 有权
标题翻译：使用框架缓存来提高分组丢失恢复
公开(公告)号：US20130010861A1
公开(公告)日：2013-01-10
申请号：US13614453
申请日：2012-09-13
申请人： Chih-Lung Lin , Minghui Xia , Pohsiang Hsu , Shankar Regunathan , Thomas W. Holcomb
发明人： Chih-Lung Lin , Minghui Xia , Pohsiang Hsu , Shankar Regunathan , Thomas W. Holcomb
IPC分类号： H04N7/32 , H04N7/26
CPC分类号： H04N19/89 , H04N19/103 , H04N19/124 , H04N19/166 , H04N19/172 , H04N19/188 , H04N19/46 , H04N19/573 , H04N19/61 , H04N19/91
摘要： Various new and non-obvious apparatus and methods for using frame caching to improve packet loss recovery are disclosed. One of the disclosed embodiments is a method for using periodical and synchronized frame caching within an encoder and its corresponding decoder. When the decoder discovers packet loss, it informs the encoder which then generates a frame based on one of the shared frames stored at both the encoder and the decoder. When the decoder receives this generated frame it can decode it using its locally cached frame.
摘要翻译：公开了使用帧缓存来改善丢包恢复的各种新的和不明显的装置和方法。所公开的实施例之一是用于在编码器及其对应的解码器内使用周期性和同步帧缓存的方法。当解码器发现分组丢失时，它通知编码器，然后编码器基于存储在编码器和解码器的共享帧之一来生成帧。当解码器接收到该生成的帧时，它可以使用其本地缓存的帧进行解码。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式