专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4386399A Data processing system 失效
标题翻译：数据处理系统
公开(公告)号：US4386399A
公开(公告)日：1983-05-31
申请号：US143561
申请日：1980-04-25
申请人： Edward Rasala , Steven Wallach , Carl J. Alsing , Kenneth D. Holberger , Charles J. Holland , Thomas West , James M. Guyer , Richard W. Coyle , Michael L. Ziegler , Michael B. Druke
发明人： Edward Rasala , Steven Wallach , Carl J. Alsing , Kenneth D. Holberger , Charles J. Holland , Thomas West , James M. Guyer , Richard W. Coyle , Michael L. Ziegler , Michael B. Druke
IPC分类号： G06F9/22 , G06F9/26 , G06F9/30 , G06F9/34 , G06F11/10 , G06F11/14 , G06F12/08 , G06F12/10 , G06F12/14 , G06F13/00 , G06F9/36
CPC分类号： G06F12/0857 , G06F11/10 , G06F11/14 , G06F12/0802 , G06F12/1009 , G06F12/14 , G06F9/26 , G06F9/3013 , G06F9/30185 , G06F9/30196 , G06F9/342 , G06F11/106
摘要： A data processing system which handles thirty-two bit logical addresses which can be derived from either sixteen bit logical addresses or thirty-two bit logical addresses, the latter being translated into physical addresses by unique translation means. The system includes means for decoding macro-instructions of both a basic and an extended instruction set, each macro-instruction containing in itself selected bit patterns which uniquely identify which type of instruction is to be decoded. The decoded macro-instructions provide the starting address of one or more micro-instructions, which address is supplied to a unique micro-instruction sequencing unit which appropriately decodes a selected field of each micro-instruction to obtain each successive micro-instruction. The system uses hierarchical memory storage using eight storage segments (rings), access to the rings being controlled in a privileged manner according to different levels of privilege. The memory system uses a bank of main memory modules which interface with the central processor system via a dual port cache memory, block data transfers between the main memory and the cache memory being controlled by a bank controller unit.
摘要翻译：一种数据处理系统，其处理可从十六位逻辑地址或三十二位逻辑地址导出的二十二位逻辑地址，后者通过唯一的转换装置转换成物理地址。该系统包括用于解码基本指令集和扩展指令集的宏指令的装置，每个宏指令本身都包含唯一地标识要被解码的指令类型的所选位模式。解码的宏指令提供一个或多个微指令的起始地址，该地址被提供给唯一的微指令排序单元，其适当地解码每个微指令的选定字段以获得每个连续的微指令。该系统使用八个存储段（环）的分层存储器存储，根据不同级别的权限访问以特权方式控制的环。存储器系统使用一组主存储器模块，其通过双端口高速缓冲存储器与中央处理器系统连接，在主存储器和高速缓冲存储器之间块数据传输由存储体控制器单元控制。

2. 发明授权

US4434459A Data processing system having instruction responsive apparatus for both a basic and an extended instruction set 失效
标题翻译：具有用于基本和扩展指令集的指令响应装置的数据处理系统
公开(公告)号：US4434459A
公开(公告)日：1984-02-28
申请号：US143982
申请日：1980-04-25
申请人： Charles J. Holland , Steven Wallach , Carl J. Alsing
发明人： Charles J. Holland , Steven Wallach , Carl J. Alsing
IPC分类号： G06F9/26 , G06F9/318 , G06F9/38 , G06F9/48 , G06F11/10 , G06F12/14 , G06F9/00
CPC分类号： G06F9/4812 , G06F11/10 , G06F12/1491 , G06F9/268 , G06F9/3017 , G06F9/30181 , G06F9/30196 , G06F9/3822 , G06F11/106
摘要： A data processing system which handles thirty-two bit logical addresses which can be derived from either sixteen bit logical addresses or thirty-two bit logical addresses, the latter being translated into physical addresses by unique translation means. The system includes means for decoding macro-instructions of both a basic and an extended instruction set, each macro-instruction containing in itself selected bit patterns which uniquely identify which type of instruction is to be decoded. The instruction responsive apparatus thereof responds to unique microinstructions which, for example, provide for the selection of one of a plurality of interrupt routines each corresponding to an interrupt request from a different external device, provide for the sequential loading of a plurality of segment identification registers each pointing to selected memory management tables associated with a segment storage region of main memory, provide for a program counter relative jump operation, provide for zero-extending or sign-extending 16-bit words to 32-bit words having the same value, and provide for the multiplication of the lower 16 bits of two 32-bit accumulators and the sign-extension of the 16-bit result to form a 32-bit word.
摘要翻译：一种数据处理系统，其处理可从十六位逻辑地址或三十二位逻辑地址导出的二十二位逻辑地址，后者通过唯一的转换装置转换成物理地址。该系统包括用于解码基本指令集和扩展指令集的宏指令的装置，每个宏指令本身都包含唯一地标识要被解码的指令类型的所选位模式。其指令响应装置响应于唯一的微指令，其例如提供对来自不同外部设备的中断请求的多个中断程序中的一个的选择，提供多个段识别寄存器的顺序加载每个指向与主存储器的段存储区域相关联的选择的存储器管理表，提供程序计数器相对跳转操作，向具有相同值的32位字提供零扩展或符号扩展16位字，以及提供两个32位累加器的低16位的乘法和16位结果的符号扩展以形成32位字。

3. 发明授权

US06587119B1 Method and apparatus for defining a panning and zooming path across a still image during movie creation 有权
标题翻译：用于在电影制作过程中定义穿过静止图像的平移和缩放路径的方法和装置
公开(公告)号：US06587119B1
公开(公告)日：2003-07-01
申请号：US09145719
申请日：1998-09-01
申请人： Eric C. Anderson , John D. Bernstein , John F. Pavely , Carl J. Alsing
发明人： Eric C. Anderson , John D. Bernstein , John F. Pavely , Carl J. Alsing
IPC分类号： G09G500
CPC分类号： H04N5/23293
摘要： A method and apparatus for enabling a user to define a panning and zooming path across a still image in a digital imaging device during interactive movie creation. The method and apparatus include allowing the user to define the position of a plurality of key frames on the still image, allowing the user to size the key frames to control the zoom during the movie, and allowing the user to set the key frames on the still image to fix each of the key frame's position and size.
摘要翻译：一种用于使用户能够在交互式电影制作期间在数字成像设备中的静止图像上定义平移和缩放路径的方法和装置。所述方法和装置包括允许用户定义静止图像上的多个关键帧的位置，允许用户对关键帧进行大小以控制电影期间的缩放，并允许用户将关键帧设置在静止图像来修复关键帧的位置和大小。

4. 发明授权

US4769849A Method and apparatus for separating overlapping patterns 失效
标题翻译：分离重叠图案的方法和装置
公开(公告)号：US4769849A
公开(公告)日：1988-09-06
申请号：US811570
申请日：1985-12-19
申请人： Carl J. Alsing
发明人： Carl J. Alsing
IPC分类号： G06K9/20 , G06K9/34 , G06K9/40 , G06K9/36
CPC分类号： G06K9/342 , G06K2209/01
摘要： A method of determining the outline of a character in a character recognition system, the character being included in a segment comprising a plurality of pixels which are either white corresponding to the absence of information or black corresponding to the presence of information, the method including the steps of: searching the segment of pixels to detect the location of the first black pixel nearest one edge of the segment; storing the location in the segment of the first detected black pixel; scanning those pixels in the segment within a predetermined distance from the first detected black pixel to detect a second black pixel; storing the location in the segment of the second detected black pixel; and continuing the scanning to successively detect black pixels surrounding the last detected black pixel.
摘要翻译：一种确定字符识别系统中的字符轮廓的方法，所述字符被包括在包括对应于不存在信息的白色的多个像素或对应于信息的存在的黑色的片段中，所述方法包括步骤：搜索像素段以检测最靠近该段的一个边缘的第一个黑色像素的位置; 将所述位置存储在所述第一检测到的黑色像素的所述段中; 扫描距离第一检测到的黑色像素的预定距离内的段中的像素，以检测第二黑色像素; 将所述位置存储在所述第二检测到的黑色像素的所述段中; 并继续扫描以连续检测最后检测到的黑色像素周围的黑色像素。

5. 发明授权

US06362850B1 Interactive movie creation from one or more still images in a digital imaging device 有权
标题翻译：从数字成像设备中的一个或多个静止图像创建互动电影
公开(公告)号：US06362850B1
公开(公告)日：2002-03-26
申请号：US09129140
申请日：1998-08-04
申请人： Carl J. Alsing , Eric C. Anderson
发明人： Carl J. Alsing , Eric C. Anderson
IPC分类号： H04N5262
CPC分类号： H04N5/23293
摘要： A method and system for interactively creating a movie from a still image in a digital imaging device that includes a display screen. The method and system include determining a path of panning across the still image, generating image frames along the path of panning, and then displaying the image frames for a predetermined time interval on the display screen to play the movie.
摘要翻译：一种用于在包括显示屏的数字成像设备中从静止图像交互地创建电影的方法和系统。该方法和系统包括：确定横扫静止图像的平移路径，沿着平移的路径生成图像帧，然后在显示屏幕上显示预定时间间隔的图像帧以播放电影。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式