专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08253673B2 Liquid crystal display device capable of reducing image flicker and method for driving the same 有权
标题翻译：能够减少图像闪烁的液晶显示装置及其驱动方法
公开(公告)号：US08253673B2
公开(公告)日：2012-08-28
申请号：US12577700
申请日：2009-10-12
申请人： Chao-Ching Hsu , Mu-Lin Tung , Jen-Chieh Chen
发明人： Chao-Ching Hsu , Mu-Lin Tung , Jen-Chieh Chen
IPC分类号： G09G3/36
CPC分类号： G09G3/3648 , G09G2300/0426 , G09G2310/067 , G09G2320/0219 , G09G2320/0247
摘要： A method for driving a liquid crystal display adjusts the falling edges of the gate driving signals for reducing image flicker. A first gate driving signal falls from a high level to a first level at the signal falling edge. A second gate driving signal falls from the high level to a second level at the signal falling edge. When the parasitic capacitance of a first pixel is larger than that of a second pixel, the first level is lower than the second level; when the parasitic capacitance of the first pixel is substantially the same as that of the second pixel, the first level is the same as the second level; when the parasitic capacitance of the first pixel is smaller than that of the second pixel, the first level is higher than the second level.
摘要翻译：用于驱动液晶显示器的方法调节用于降低图像闪烁的栅极驱动信号的下降沿。第一栅极驱动信号在信号下降沿从高电平下降到第一电平。第二栅极驱动信号在信号下降沿从高电平下降到第二电平。当第一像素的寄生电容大于第二像素的寄生电容时，第一电平低于第二电平; 当第一像素的寄生电容基本上与第二像素的寄生电容相同时，第一电平与第二电平相同; 当第一像素的寄生电容小于第二像素的寄生电容时，第一电平高于第二电平。

2. 发明申请

US20100245333A1 LIQUID CRYSTAL DISPLAY DEVICE CAPABLE OF REDUCING IMAGE FLICKER AND METHOD FOR DRIVING THE SAME 有权
标题翻译：可减少图像闪光灯的液晶显示装置及其驱动方法
公开(公告)号：US20100245333A1
公开(公告)日：2010-09-30
申请号：US12577700
申请日：2009-10-12
申请人： Chao-Ching Hsu , Mu-Lin Tung , Jen-Chieh Chen
发明人： Chao-Ching Hsu , Mu-Lin Tung , Jen-Chieh Chen
IPC分类号： G09G5/00
CPC分类号： G09G3/3648 , G09G2300/0426 , G09G2310/067 , G09G2320/0219 , G09G2320/0247
摘要： A method for driving a liquid crystal display adjusts the falling edges of the gate driving signals for reducing image flicker. A first gate driving signal falls from a high level to a first level at the signal falling edge. A second gate driving signal falls from the high level to a second level at the signal falling edge. When the parasitic capacitance of a first pixel is larger than that of a second pixel, the first level is lower than the second level; when the parasitic capacitance of the first pixel is substantially the same as that of the second pixel, the first level is the same as the second level; when the parasitic capacitance of the first pixel is smaller than that of the second pixel, the first level is higher than the second level.
摘要翻译：用于驱动液晶显示器的方法调节用于降低图像闪烁的栅极驱动信号的下降沿。第一栅极驱动信号在信号下降沿从高电平下降到第一电平。第二栅极驱动信号在信号下降沿从高电平下降到第二电平。当第一像素的寄生电容大于第二像素的寄生电容时，第一电平低于第二电平; 当第一像素的寄生电容基本上与第二像素的寄生电容相同时，第一电平与第二电平相同; 当第一像素的寄生电容小于第二像素的寄生电容时，第一电平高于第二电平。

3. 发明授权

US08830155B2 Method and source driver for driving liquid crystal display 有权
标题翻译：用于驱动液晶显示器的方法和源驱动器
公开(公告)号：US08830155B2
公开(公告)日：2014-09-09
申请号：US12609573
申请日：2009-10-30
申请人： Chao-Ching Hsu , Jen-Chieh Chen , Mu-Lin Tung
发明人： Chao-Ching Hsu , Jen-Chieh Chen , Mu-Lin Tung
IPC分类号： G09G3/36
CPC分类号： G09G3/3614 , G09G3/3607 , G09G2310/0213 , G09G2310/0297 , G09G2320/0247 , G09G2320/0686 , G09G2330/021 , G09G2360/16
摘要： The present invention in one aspect relates to a source driver for driving a display panel to display an image data in an adaptive column inversion. In one embodiment, the source driver includes a data processing unit having a logic circuit adapted for determining N most-significant bits (MSBs) of image data signals of two neighboring data lines, such that when all of the N MSBs are equal to 1 or 0, the output of the logic circuit is 1, otherwise, the output of the logic circuit is 0, and a MUX coupled to the data processing unit and adapted for receiving a frame polarity control signal, FramePOL, and a pixel polarity control signal, XPOL, and selectively outputting the frame polarity control signal FramePOL when the output of the logic circuit is 1, or the pixel polarity control signal POL when the output of the logic circuit is 0, as a polarity control signal, POL.
摘要翻译：本发明一方面涉及用于驱动显示面板以在自适应列反转中显示图像数据的源驱动器。在一个实施例中，源驱动器包括具有逻辑电路的数据处理单元，该逻辑电路适于确定两个相邻数据线的图像数据信号的N个最高有效位（MSB），使得当所有N个MSB都等于1或 0，逻辑电路的输出为1，否则逻辑电路的输出为0，MUX耦合到数据处理单元，适用于接收帧极性控制信号FramePOL和像素极性控制信号，并且当逻辑电路的输出为1时选择性地输出帧极性控制信号FramePOL，或者当逻辑电路的输出为0时的像素极性控制信号POL作为极性控制信号POL。

4. 发明申请

US20110102471A1 METHOD AND DEVICE FOR DRIVING LIQUID CRYSTAL DISPLAY 有权
标题翻译：用于驱动液晶显示器的方法和装置
公开(公告)号：US20110102471A1
公开(公告)日：2011-05-05
申请号：US12609573
申请日：2009-10-30
申请人： Chao-Ching Hsu , Jen-Chieh Chen , Mu-Lin Tung
发明人： Chao-Ching Hsu , Jen-Chieh Chen , Mu-Lin Tung
IPC分类号： G09G5/10 , G09G3/36
CPC分类号： G09G3/3614 , G09G3/3607 , G09G2310/0213 , G09G2310/0297 , G09G2320/0247 , G09G2320/0686 , G09G2330/021 , G09G2360/16
摘要： The present invention in one aspect relates to a source driver for driving a display panel to display an image data in an adaptive column inversion. In one embodiment, the source driver includes a data processing unit having a logic circuit adapted for determining N most-significant bits (MSBs) of image data signals of two neighboring data lines, such that when all of the N MSBs are equal to 1 or 0, the output of the logic circuit is 1, otherwise, the output of the logic circuit is 0, and a MUX coupled to the data processing unit and adapted for receiving a frame polarity control signal, FramePOL, and a pixel polarity control signal, XPOL, and selectively outputting the frame polarity control signal FramePOL when the output of the logic circuit is 1, or the pixel polarity control signal POL when the output of the logic circuit is 0, as a polarity control signal, POL.
摘要翻译：本发明一方面涉及用于驱动显示面板以在自适应列反转中显示图像数据的源驱动器。在一个实施例中，源驱动器包括具有逻辑电路的数据处理单元，该逻辑电路适于确定两个相邻数据线的图像数据信号的N个最高有效位（MSB），使得当所有N个MSB都等于1或 0，逻辑电路的输出为1，否则逻辑电路的输出为0，MUX耦合到数据处理单元，适用于接收帧极性控制信号FramePOL和像素极性控制信号，并且当逻辑电路的输出为1时选择性地输出帧极性控制信号FramePOL，或者当逻辑电路的输出为0时的像素极性控制信号POL作为极性控制信号POL。

5. 发明申请

US20120194569A1 DRIVER OF A LIQUID CRYSTAL DISPLAY PANEL AND METHOD THEREOF 有权
标题翻译：液晶显示面板的驱动及其方法
公开(公告)号：US20120194569A1
公开(公告)日：2012-08-02
申请号：US13329330
申请日：2011-12-19
申请人： Hsiao-Chung Cheng , Jen-Chieh Chen , Chao-Ching Hsu
发明人： Hsiao-Chung Cheng , Jen-Chieh Chen , Chao-Ching Hsu
IPC分类号： G09G3/36 , G09G5/10
CPC分类号： G09G3/3614 , G09G3/3607 , G09G2320/0247 , G09G2360/16
摘要： The present invention provides a method for driving a liquid crystal display panel. The liquid crystal display panel has a plurality of pixels arranged in a matrix form and a plurality of data lines. The method includes generating gray level signals corresponding to the plurality of pixels according to input image data; determining whether the gray level values of the pixels in a same row corresponding to the plurality of data lines of a first color are all outside a first range; and when the gray level values of the pixels in the same row corresponding to the plurality of data lines of the first color are all outside the first range, controlling polarity of the gray level signals of the pixels in the same row corresponding to the plurality of data lines of the first color in a column inversion mode.
摘要翻译：本发明提供一种驱动液晶显示面板的方法。液晶显示面板具有以矩阵形式排列的多个像素和多条数据线。该方法包括根据输入图像数据生成与多个像素对应的灰度信号; 确定与第一颜色的多个数据线相对应的同一行中的像素的灰度值是否均在第一范围之外; 并且当与第一颜色的多条数据线相对应的同一行中的像素的灰度值都在第一范围之外时，控制与多个数据行对应的同一行中的像素的灰度级信号的极性在列反转模式下的第一颜色的数据行。

6. 发明申请

US20110148830A1 Gate Driving Circuit 审中-公开
标题翻译：门驱动电路
公开(公告)号：US20110148830A1
公开(公告)日：2011-06-23
申请号：US12757966
申请日：2010-04-09
申请人： Chao-Ching HSU , Jen-Chieh Chen , Chen-Lun Chiu
发明人： Chao-Ching HSU , Jen-Chieh Chen , Chen-Lun Chiu
IPC分类号： G09G5/00
CPC分类号： G09G3/3266 , G09G3/3677 , G09G5/18 , G09G2300/0426 , G09G2310/0227 , G09G2310/0267
摘要： An exemplary gate driving circuit is formed on a substrate and includes a plurality of shift register stages successively arranged on the substrate along a predetermined direction. The shift register stages are grouped into a plurality of groups and for outputting a plurality of gate driving signals. Each of the groups includes a plurality of cascade-connected the shift register stages. Time sequences of a plurality of start pulse signals inputted into the groups are different from one another. An output order of the gate driving signals is different from the arranging order of all the shift register stages.
摘要翻译：示例性栅极驱动电路形成在基板上，并且包括沿预定方向连续地布置在基板上的多个移位寄存器级。移位寄存器级被分组成多个组并用于输出多个门驱动信号。每个组包括多个级联连接的移位寄存器级。输入到组中的多个起始脉冲信号的时间序列彼此不同。栅极驱动信号的输出顺序与所有移位寄存器级的排列顺序不同。

7. 发明授权

US08605022B2 Image displaying method for display device 有权
公开(公告)号：US08605022B2
公开(公告)日：2013-12-10
申请号：US13275419
申请日：2011-10-18
申请人： Jen-Chieh Chen , Chao-Ching Hsu , Tzu-Hui Hsu
发明人： Jen-Chieh Chen , Chao-Ching Hsu , Tzu-Hui Hsu
IPC分类号： G09G5/02
CPC分类号： G09G3/3614 , G09G3/2044
摘要： An exemplary image displaying method for a display device includes steps of: providing display data to pixels of the display device for displaying images; taking a special amount of frame of images as an image group, making polarities of a same pixel being of adjacent two frame of images in the image group and using a same polarity inversion in the adjacent two frame of images be different from each other, and making polarities of a same pixel being of the last frame of image in a former one of adjacent two image groups and of the first frame of image in a latter one of the adjacent two image groups and using the same polarity inversion in the last and first frame of images be the same with each other.

8. 发明授权

US08605067B2 Source-driving circuit, display apparatus and operation method thereof 有权
标题翻译：源极驱动电路，显示装置及其操作方法
公开(公告)号：US08605067B2
公开(公告)日：2013-12-10
申请号：US13308815
申请日：2011-12-01
申请人： Jen-Chieh Chen , Chao-Ching Hsu , Ching-Lin Li
发明人： Jen-Chieh Chen , Chao-Ching Hsu , Ching-Lin Li
IPC分类号： G06F3/038 , G09G5/00
CPC分类号： G09G3/3614 , G09G3/3688 , G09G2310/0224 , G09G2310/0248 , G09G2310/0275 , G09G2310/0297 , G09G2330/023
摘要： A source-driving circuit comprises a plurality of first and second data-outputting units, a first and a second charge-sharing units and a charge-sharing switch circuit. The first and second data-outputting units have corresponding first and second output terminals respectively for outputting data signals with a first polarity and a second polarity. The first and second charge-sharing units comprise a plurality of first and second switches respectively. Each first switch is electrically connected between each two first output terminals and each two second output terminals. Each second switch is electrically connected between one of the first outputting terminals and a corresponding one of the second outputting terminals. A charge-sharing switch circuit is electrically connected to the first and second charge-sharing units for outputting a switch signal to the first and second charge-sharing units according to a polarity signal, so as to determine the on/off statuses of the first and second switches.
摘要翻译：源极驱动电路包括多个第一和第二数据输出单元，第一和第二电荷共享单元和电荷共享开关电路。第一和第二数据输出单元分别具有相应的第一和第二输出端，用于输出具有第一极性和第二极性的数据信号。第一和第二电荷共享单元分别包括多个第一和第二开关。每个第一开关电连接在每两个第一输出端子和每两个第二输出端子之间。每个第二开关电连接在第一输出端子之一和第二输出端子中的相应一个之间。电荷共享开关电路电连接到第一和第二电荷共享单元，用于根据极性信号将开关信号输出到第一和第二电荷共享单元，以便确定第一和第二电荷共享单元的开/关状态和第二开关。

9. 发明授权

US08542226B2 Gate pulse modulating circuit and method 有权
标题翻译：门脉冲调制电路及方法
公开(公告)号：US08542226B2
公开(公告)日：2013-09-24
申请号：US13112573
申请日：2011-05-20
申请人： Jian-Feng Li , Chao-Ching Hsu , Jen-Chieh Chen
发明人： Jian-Feng Li , Chao-Ching Hsu , Jen-Chieh Chen
IPC分类号： G06F3/038
CPC分类号： G09G3/3696 , G09G3/3677 , G09G2310/066 , G09G2310/08 , G09G2320/0219
摘要： A gate pulse modulating circuit includes a timing controller capable of generating an output enable signal and a plurality of timing control signals; a high gate voltage generating unit, electrically connected to the timing controller for receiving the timing control signals, capable of generating a high gate voltage with a waveform including a plurality of cutting edges in response to the timing control signals; a low gate voltage generating unit capable of generating a low gate voltage; and a gate driver, electrically connected to the timing controller for receiving the output enable signal and the high gate voltage generating unit for receiving the high gate voltage and the low gate voltage generating unit for receiving the low gate voltage, capable of generating a plurality of gate pulses in response to a plurality of enable periods of the output enable signal; wherein a waveform of the gate pulses includes a plurality of cutting edges.
摘要翻译：门脉冲调制电路包括能够产生输出使能信号和多个定时控制信号的定时控制器; 高门电压产生单元，电连接到用于接收定时控制信号的定时控制器，能够响应于定时控制信号，产生具有包括多个切削刃的波形的高栅极电压; 能够产生低栅极电压的低栅极电压产生单元; 以及栅极驱动器，电连接到用于接收输出使能信号的定时控制器和用于接收高栅极电压的高栅极电压产生单元和用于接收低栅极电压的低栅极电压产生单元，其能够产生多个响应于所述输出使能信号的多个使能周期; 其中所述栅极脉冲的波形包括多个切割边缘。

10. 发明授权

US08830279B2 Liquid crystal display and driving method thereof 有权
标题翻译：液晶显示及其驱动方法
公开(公告)号：US08830279B2
公开(公告)日：2014-09-09
申请号：US13346693
申请日：2012-01-09
申请人： Hsiao-Chung Cheng , Chao-Ching Hsu , Jen-Chieh Chen
发明人： Hsiao-Chung Cheng , Chao-Ching Hsu , Jen-Chieh Chen
IPC分类号： G09G3/36
CPC分类号： G09G3/3614 , G09G2320/0247 , G09G2360/16
摘要： A liquid crystal display having adaptive driving mechanism includes plural pixel array areas and a driving module. Each pixel array area has a plurality of pixels. The driving module includes a signal generation unit for generating grey-level signals corresponding to the pixels based on input image data, a weighting conversion unit for converting the grey-level signals corresponding to the pixels into a plurality of weightings, a weighting processing unit for generating a weighting sum by summing up the weightings corresponding to the pixel array area, an inversion-mode setting unit for setting a polarity inversion mode according to the weighting sum, and a data signal output unit. The data signal output unit is utilized for providing a plurality of data signals to be written into the pixel array area based on the polarity inversion mode.
摘要翻译：具有自适应驱动机构的液晶显示器包括多个像素阵列区域和驱动模块。每个像素阵列区域具有多个像素。驱动模块包括：信号产生单元，用于基于输入图像数据产生与像素对应的灰度信号;加权转换单元，用于将与像素对应的灰度级信号转换为多个加权;加权处理单元，用于通过对与像素阵列区域对应的加权相加产生加权和，根据加权和设置极性反转模式的反相模式设置单元和数据信号输出单元。数据信号输出单元用于基于极性反转模式提供要写入像素阵列区域的多个数据信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式