专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08514014B2 Reset and resettable circuits 有权
标题翻译：复位和复位电路
公开(公告)号：US08514014B2
公开(公告)日：2013-08-20
申请号：US13023751
申请日：2011-02-09
申请人： Cathal Murphy , Michael Coln , Gary Carreau , Alain Valentin Guery , Bruce Amazeen
发明人： Cathal Murphy , Michael Coln , Gary Carreau , Alain Valentin Guery , Bruce Amazeen
IPC分类号： H03F1/02
CPC分类号： H03F1/34 , H03F3/45475 , H03F3/68 , H03F2203/45514
摘要： An amplifier system can include a feedback amplifier circuit having an amplifier, a feedback capacitor connected between an input terminal and an output terminal of the amplifier by at least one first switch, and a reset capacitor connected across the feedback capacitor by at least one second switch and between a pair of reference voltages by at least one third switch. During an input-signal processing phase of operation, a control circuit may close the at least one first switch and open the at least one second switch to electrically connect the feedback capacitor between the input and output terminals to engage feedback processing by the feedback amplifier circuit, and close the third switch to electrically connect the reset capacitor between the first and second voltages to charge the reset capacitor to a selectable voltage difference. During a reset phase of operation, the control circuit may open the at least one third switch, close the at least one second switch and open the at least one first switch to electrically connect the reset capacitor across the feedback capacitor to reset the feedback capacitor using the reset capacitor. The amplifier system can optionally include a plurality of the feedback amplifier circuits.
摘要翻译：放大器系统可以包括具有放大器的反馈放大器电路，通过至少一个第一开关连接在放大器的输入端子和输出端子之间的反馈电容器以及通过至少一个第二开关连接在反馈电容器上的复位电容器以及通过至少一个第三开关在一对参考电压之间。在操作的输入信号处理阶段期间，控制电路可以关闭所述至少一个第一开关并且打开所述至少一个第二开关以将所述反馈电容器电连接在所述输入和输出端子之间，以接收所述反馈放大器电路的反馈处理并且关闭第三开关以在第一和第二电压之间电连接复位电容器，以将复位电容器充电至可选择的电压差。在复位操作阶段期间，控制电路可以打开至少一个第三开关，闭合至少一个第二开关并且打开至少一个第一开关，以使反复电容器上的复位电容器电连接以使反馈电容器复位，以使用复位电容。放大器系统可以可选地包括多个反馈放大器电路。

2. 发明申请

US20100127908A1 SELF-TIMED CLOCKED ANALOG TO DIGITAL CONVERTER 有权
标题翻译：自定时钟模拟数字转换器
公开(公告)号：US20100127908A1
公开(公告)日：2010-05-27
申请号：US12324121
申请日：2008-11-26
申请人： Gary Carreau , Bruce Amazeen
发明人： Gary Carreau , Bruce Amazeen
IPC分类号： H03M1/12
CPC分类号： H03M1/462
摘要： An SAR analog-to-digital converter performs bit decisions in each of a plurality of clock cycles A sense circuit monitors signals input to a latch within a comparator of the ADC and, when the signals are sufficient to establish a bit decision, the sense circuit terminates a currently active clock cycle causes a bit decision to occur in advance of a normal expiration of the clock cycle. If the signals are insufficient to establish a bit decision prior to a default expiration time of the clock cycle, the clock cycle concludes at the default expiration time.
摘要翻译： SAR模数转换器在多个时钟周期中的每一个中执行位决定A感测电路监视输入到ADC的比较器内的锁存器的信号，并且当信号足以建立位决定时，感测电路终止当前活动的时钟周期导致在时钟周期的正常到期之前发生位决定。如果信号不足以在时钟周期的默认到期时间之前建立位决定，则时钟周期以默认的到期时间结束。

3. 发明授权

US07834793B2 Self-timed clocked analog to digital converter 有权
标题翻译：自定时钟模数转换器
公开(公告)号：US07834793B2
公开(公告)日：2010-11-16
申请号：US12324121
申请日：2008-11-26
申请人： Gary Carreau , Bruce Amazeen
发明人： Gary Carreau , Bruce Amazeen
IPC分类号： H03M1/12
CPC分类号： H03M1/462
摘要： An SAR analog-to-digital converter performs bit decisions in each of a plurality of clock cycles. A sense circuit monitors signals input to a latch within a comparator of the ADC and, when the signals are sufficient to establish a bit decision, the sense circuit terminates a currently active clock cycle causes a bit decision to occur in advance of a normal expiration of the clock cycle. If the signals are insufficient to establish a bit decision prior to a default expiration time of the clock cycle, the clock cycle concludes at the default expiration time.
摘要翻译： SAR模数转换器在多个时钟周期中的每一个中执行位决定。感测电路监视输入到ADC的比较器内的锁存器的信号，并且当信号足以建立位决定时，感测电路终止当前活动的时钟周期，导致在正常到期之前发生位决定时钟周期。如果信号不足以在时钟周期的默认到期时间之前建立位决定，则时钟周期以默认的到期时间结束。

4. 发明授权

US07167121B2 Method and apparatus for split reference sampling 有权
标题翻译：拆分参考采样的方法和装置
公开(公告)号：US07167121B2
公开(公告)日：2007-01-23
申请号：US10272045
申请日：2002-10-16
申请人： Gary Carreau , Bruce Amazeen
发明人： Gary Carreau , Bruce Amazeen
IPC分类号： H03M1/66
CPC分类号： H03M1/1245 , H03M1/468
摘要： A switched-capacitor circuit for use in analog-to-digital conversion samples an input signal with respect to a reference voltage, without having to generate the reference voltage, by using charge redistribution. The switched-capacitor circuit prevents the need to dissipate power while producing the reference voltage. The switched-capacitor circuit is coupled to a comparator and to a logic circuit which provides control signals for switching. The switched-capacitor circuit comprises a plurality of capacitors arranged according to several embodiments.
摘要翻译：用于模数转换的开关电容器电路相对于参考电压对输入信号进行采样，而不必通过使用电荷再分配来产生参考电压。开关电容电路防止在产生参考电压的同时耗散功率。开关电容电路耦合到比较器和提供用于切换的控制信号的逻辑电路。开关电容电路包括根据若干实施例布置的多个电容器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式