专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06748410B1 Apparatus and method for modular multiplication and exponentiation based on montgomery multiplication 有权
标题翻译：基于montgomery乘法的乘法和乘法的装置和方法
公开(公告)号：US06748410B1
公开(公告)日：2004-06-08
申请号：US09480102
申请日：2000-01-10
申请人： Carmi David Gressel , Isaac Hadad , Itai Dror , Alexey Molchanov , Michael Mostovoy
发明人： Carmi David Gressel , Isaac Hadad , Itai Dror , Alexey Molchanov , Michael Mostovoy
IPC分类号： G06F738
CPC分类号： G06F7/728
摘要： This invention discloses apparatus and methods for accelerating processing, loading and unloading of data, from and to a plurality of memory addresses in a CPU having an accumulator, and to a memory-mapped coprocessing device for continuous integer computations.
摘要翻译：本发明公开了一种用于加速处理，加载和卸载数据的装置和方法，该装置和方法来自具有累加器的CPU中的多个存储器地址，以及用于连续整数计算的存储器映射协处理装置。

2. 发明授权

US5742530A Compact microelectronic device for performing modular multiplication and exponentiation over large numbers 失效
标题翻译：紧凑的微电子器件，用于大量执行模乘和求幂
公开(公告)号：US5742530A
公开(公告)日：1998-04-21
申请号：US579951
申请日：1995-12-28
申请人： Carmi David Gressel , David Hendel , Itai Dror , Isaac Hadad , Benjamin Arazi
发明人： Carmi David Gressel , David Hendel , Itai Dror , Isaac Hadad , Benjamin Arazi
IPC分类号： G06F9/52 , G06F7/72 , G06F15/177 , G09C1/00 , G06F7/38
CPC分类号： G06F7/728
摘要： A compact synchronous microelectronic peripheral machine for standard microprocessors with means for proper clocking and control, has as essential elements: three main subdivided, switched and clocked shift registers, B, S, and N; two only multiplexed serial/parallel multipliers; borrow detectors, ancillary subtractors and adders; delay registers and switching elements; all of which embody a totally integrated concurrent and synchronous process approach to modular multiplication, squaring, and exponentiation. A method for carrying out modular multiplication, wherein the multiplicand A, the multiplier B and the modul, N, comprise m characters of k bits each, the multiplier not being greater than the modulus, is also described, wherein the multiplicand can be much larger than the modulus. It is demonstrated how the device can be used as a large number processor in the normal field of numbers.
摘要翻译：具有正确时钟和控制功能的标准微处理器的紧凑型同步微电子外围设备具有以下要素：三个主要细分，开关和时钟移位寄存器B，S和N; 两个仅复用的串行/并行乘法器; 借用检测器，辅助减法器和加法器; 延迟寄存器和开关元件; 所有这些都体现了一种完全集成的并行和同步过程方法来进行模乘，平方和求幂。一种用于执行模乘法的方法，其中被乘数A，乘法器B和调制N包括k位的m个字符，乘法器不大于模数，其中被乘数可以大得多比模数。演示了如何将该设备用作正常数字领域中的大量处理器。

3. 发明授权

US06185596B2 Apparatus & method for modular multiplication & exponentiation based on Montgomery multiplication 失效
标题翻译：基于蒙哥马利乘法的乘法和乘法的装置与方法
公开(公告)号：US06185596B2
公开(公告)日：2001-02-06
申请号：US09050958
申请日：1998-04-01
申请人： Isaac Hadad , Benjamin Arazi , Carmi David Gressel , Itai Dror
发明人： Isaac Hadad , Benjamin Arazi , Carmi David Gressel , Itai Dror
IPC分类号： G06F738
CPC分类号： G06F7/728
摘要： A modular arithmetic method and microelectronic apparatus therefore, operative to perform a sequence of interleaved Montgomery type multiplications and squaring operations, involves performing a sequence of modular multiplications and squarings using only a single carry save adder. Each multiplication is operative to perform the equivalent of three natural integer multiplication operations using an anticipatory device to determine a Y0 value, such that a result is an exponentiation.
摘要翻译：因此，可操作以执行交错蒙哥马利类型乘法和平方运算序列的模运算方法和微电子装置涉及仅使用单个进位保存加法器来执行一系列模乘法和方法。每个乘法可操作以使用预期设备来执行三次自然整数乘法运算的等价物来确定Y0值，使得结果是乘幂。

4. 发明授权

US06609114B1 System for safe collection of payment including electronic payment receipt generators having electronic purses 失效
标题翻译：用于安全收取付款的系统，包括具有电子钱包的电子支付收据发生器
公开(公告)号：US06609114B1
公开(公告)日：2003-08-19
申请号：US08956060
申请日：1997-10-22
申请人： Carmi David Gressel , David Milstein , Avi Sander , Isaac Hadad , Ran Granot
发明人： Carmi David Gressel , David Milstein , Avi Sander , Isaac Hadad , Ran Granot
IPC分类号： G06F1760
CPC分类号： G07F7/0866 , G06Q20/105 , G06Q20/363
摘要： A system for safe collection of payment by a vehicle operator from riders, the system including a multiplicity of electronic payment receipt generators, each operable by a vehicle operator, wherein each individual one of the payment receipt generators includes an electronic purse storing an amount of electronic cash, each electronic purse including an electronic cash loader operative to use some of the electronic cash to generate a payment receipt to be given by the vehicle operator to a rider, and an electronic purse control unit operative to prevent said electronic cash loader from exceeding said amount of electronic cash, thereby limiting the vehicle operator's entitlement to collect payments from riders, and an electronic cashier purse operative to increment the electronic purse of each electronic payment receipt generator by the amount of payment collected by the vehicle operator to whom the electronic payment receipt generator is assigned.
摘要翻译：一种用于车辆操作员从车手安全收取付款的系统，该系统包括多个电子支付收据发生器，每个电子支付收据发生器可由车辆操作者操作，其中每个单独的一个支付收据生成器包括存储电子数量的电子钱包现金，每个电子钱包包括电子货币装载器，其操作以使用一些电子现金来产生由车辆操作者给予骑手的付款凭单;以及电子钱包控制单元，其操作以防止所述电子货币装载机超过所述电子现金数量，从而限制车辆经营者有权从车手收取款项;以及电子出纳员钱包，其操作来将每个电子支付收据发生器的电子钱包按照电子支付收据发电机被分配。

5. 发明授权

US5513133A Compact microelectronic device for performing modular multiplication and exponentiation over large numbers 失效
标题翻译：紧凑的微电子器件，用于大量执行模乘和求幂
公开(公告)号：US5513133A
公开(公告)日：1996-04-30
申请号：US154220
申请日：1993-11-18
申请人： Carmi D. Cressel , David Hendel , Itai Dror , Isaac Hadad , Benjamin Arazi
发明人： Carmi D. Cressel , David Hendel , Itai Dror , Isaac Hadad , Benjamin Arazi
IPC分类号： G06F9/52 , G06F7/72 , G06F15/177 , G09C1/00 , G06F7/52 , G06F7/38
CPC分类号： G06F7/728
摘要： A compact synchronous microelectronic peripheral machine for standard microprocessors with means for proper clocking and control, has as essential elements: three main subdivided, switched and docked shift registers, B, S, and N; two only multiplexed serial/parallel multipliers; borrow detectors, ancillary subtractors and adders; delay registers and switching elements; all of which embody a totally integrated concurrent and synchronous process approach to modular multiplication, squaring, and exponentiation. A method for carrying out modular multiplication, wherein the multiplicand A , the multiplier B and the modul, N, comprise m characters of k bits each, the multiplier not being greater than the modulus, is also described, wherein the multiplicand can be much larger than the modulus. It is demonstrated how the device can be used as a large number processor in the normal field of numbers.
摘要翻译：具有正确时钟和控制功能的标准微处理器的紧凑型同步微电子外围设备具有以下基本要素：三个主要细分，开关和对接移位寄存器B，S和N; 两个仅复用的串行/并行乘法器; 借用检测器，辅助减法器和加法器; 延迟寄存器和开关元件; 所有这些都体现了一种完全集成的并行和同步过程方法来进行模乘，平方和求幂。一种用于执行模乘法的方法，其中被乘数A，乘法器B和调制N包括k位的m个字符，乘法器不大于模数，其中被乘数可以大得多比模数。演示了如何将该设备用作正常数字领域中的大量处理器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式