专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5163096A Storage protection utilizing public storage key control 失效
标题翻译：存储保护利用公共存储钥匙控制
公开(公告)号：US5163096A
公开(公告)日：1992-11-10
申请号：US710875
申请日：1991-06-06
申请人： Carl E. Clark , Michael G. Mall , Casper A. Scalzi , Bhaskar Sinha
发明人： Carl E. Clark , Michael G. Mall , Casper A. Scalzi , Bhaskar Sinha
IPC分类号： G06F12/14 , G06F21/24
CPC分类号： G06F12/1491
摘要： Provides three access levels of storage key protection, comprising a supervisory level (key 0), an intermediate level of non-public and non-supervisory keys (keys 1-8, 10-15), and an unique public level (key 9). The program routines operating with a supervisory-level access key can access both the public level and the intermediate level of storage blocks. Although a program routine operating with an access key in the intermediary access level cannot access any supervisory level storage block, it can access any block assigned a public level storage key, as well as any storage block assigned the respective intermediate level key. One or more third-level public storage keys (PSKs) may be provided. A program access key using one of the PSK values can only access blocks having the same PSK value, and it cannot access blocks having any other key value.
摘要翻译：提供存储密钥保护的三个访问级别，包括监控级别（密钥0），非公共和非监督密钥（密钥1-8,10-15）的中间级别和唯一的公共级别（密钥9）。使用监控级访问密钥操作的程序例程可以访问存储块的公共级和中级级别。虽然以中间访问级别中的访问密钥操作的程序例程不能访问任何监督级存储块，但是它可以访问分配了公共级存储密钥的任何块以及分配给各个中间级密钥的任何存储块。可以提供一个或多个第三级公共存储密钥（PSK）。使用PSK值之一的程序访问密钥只能访问具有相同PSK值的块，并且它不能访问具有任何其他密钥值的块。

2. 发明授权

US5423013A System for addressing a very large memory with real or virtual addresses using address mode registers 失效
标题翻译：使用地址模式寄存器寻址具有实际或虚拟地址的非常大的存储器的系统
公开(公告)号：US5423013A
公开(公告)日：1995-06-06
申请号：US754810
申请日：1991-09-04
申请人： Richard I. Baum , Brent A. Carlson , Moon J. Kim , Michael G. Mall , Casper A. Scalzi , Bhaskar Sinha
发明人： Richard I. Baum , Brent A. Carlson , Moon J. Kim , Michael G. Mall , Casper A. Scalzi , Bhaskar Sinha
IPC分类号： G06F9/32 , G06F9/355 , G06F12/02 , G06F12/06 , G06F12/10 , G06F12/08
CPC分类号： G06F9/342 , G06F12/0292 , G06F12/0623 , G06F9/32 , G06F2212/206
摘要： Allows instructions and data to be located in any one or more of plural sections of a large-size real memory of a data processing system. Any memory section is located by concatenating a conventional small real/absolute address with an address extender used with conventional small-size memory. A Central Processor Extended Address Mode (CPEAM) register content indicates the location of extenders in an AR(s), ASTE(s), STE(s) or PTE(s) for use by a central processor or I/O operations. An Input-Output Extended Address Mode (IOEAM) register content indicates the location of the extenders in ORB(s), CCW(s) or IDAW(s) for use by I/O operations. A compatible mode sets the content to zero for either or both of the CPEAM and IOEAM if either or both is not to be used.
摘要翻译：允许指令和数据位于数据处理系统的大尺寸实际存储器的多个部分中的任何一个或多个中。任何存储器部分通过将传统的小实际/绝对地址与传统的小尺寸存储器使用的地址扩展器连接来定位。中央处理器扩展地址模式（CPEAM）寄存器内容指示AR（s），ASTE，STE（s）或PTE的扩展器的位置，供中央处理器或I / O操作使用。输入输出扩展地址模式（IOEAM）寄存器内容指示扩展器在ORB（s），CCW（s）或IDAW中的位置，供I / O操作使用。如果不使用任何一个或两个，则兼容模式将CPEAM和IOEAM中的一个或两个设置为零。

3. 发明授权

US4979098A Multiple address space token designation, protection controls, designation translation and lookaside 失效
标题翻译：多地址空间令牌指定，保护控制，指定翻译和后备
公开(公告)号：US4979098A
公开(公告)日：1990-12-18
申请号：US535248
申请日：1990-06-08
申请人： Richard I. Baum , Terry L. Borden , Justin R. Butwell , Carl E. Clark , Alan G. Ganek , James Lum , Michael G. Mall , Kenneth E. Plambeck , Casper A. Scalzi , Richard J. Schmalz , Ronald M. Smith , Julian Thomas
发明人： Richard I. Baum , Terry L. Borden , Justin R. Butwell , Carl E. Clark , Alan G. Ganek , James Lum , Michael G. Mall , Kenneth E. Plambeck , Casper A. Scalzi , Richard J. Schmalz , Ronald M. Smith , Julian Thomas
IPC分类号： G06F9/46 , G06F12/02 , G06F12/10 , G06F12/14
CPC分类号： G06F9/468 , G06F12/0292 , G06F12/1036 , G06F12/1483
摘要： A method and apparatus is provided to translate the contents of access registers into information for use in performing addressing functions for multiple virtual address spaces. The access registers represent the full addressing capability of the system but do not directly contain the addressing information. The system has a plurality of general purpose registers, a plurality of access registers associated with the general registers, an access list having access list entries which is addressed by the contents of the access register, memory storage for holding address space number second table entries (ASTE), where the contents of the access list entry locate the ASTE and where the ASTE contains the addressing information needed to translate a virtual address when combined with the contents of a general purpose register. Access register translation (ART) consists of the process of determining addressing information by using the access list entry and the ASTE. The results of the ART process are stored in an ART lookaside buffer (ALB) which stores the results of ART while valid for later use.
摘要翻译：提供了一种方法和装置，用于将访问寄存器的内容转换为用于执行多个虚拟地址空间的寻址功能的信息。访问寄存器表示系统的完整寻址能力，但不直接包含寻址信息。该系统具有多个通用寄存器，与通用寄存器相关联的多个访问寄存器，具有由访问寄存器的内容寻址的访问列表条目的访问列表，用于保存地址空间数第二表条目的存储器存储 ASTE），其中访问列表条目的内容定位ASTE，并且ASTE包含当与通用寄存器的内容组合时将虚拟地址翻译所需的寻址信息。访问注册翻译（ART）包括通过使用访问列表条目和ASTE来确定寻址信息的过程。 ART处理的结果存储在ART后视缓冲器（ALB）中，其存储ART的结果，有效期以后使用。

4. 发明授权

US5023773A Authorization for selective program access to data in multiple address spaces 失效
标题翻译：授权对多个地址空间中的数据进行选择性程序访问
公开(公告)号：US5023773A
公开(公告)日：1991-06-11
申请号：US154740
申请日：1988-02-10
申请人： Richard I. Baum , Terry L. Borden , Justin R. Butwell , Carl E. Clark , Alan G. Ganek , James Lum , Michael G. Mall , David R. Page , Kenneth E. Plambeck , Casper A. Scalzi , Richard J. Schmalz
发明人： Richard I. Baum , Terry L. Borden , Justin R. Butwell , Carl E. Clark , Alan G. Ganek , James Lum , Michael G. Mall , David R. Page , Kenneth E. Plambeck , Casper A. Scalzi , Richard J. Schmalz
IPC分类号： G06F12/08 , G06F9/46 , G06F12/10 , G06F12/14 , G06F21/24
CPC分类号： G06F9/468 , G06F12/1483
摘要： A program authorization mechanism for authorizing access to an address space in the main memory of a computer system by a program being run under a multiple address space facility. An access-list entry is associated with each address space, each access-list entry being designated by an access-list-entry token contained in an access register. Each access-list entry includes a private indicator which indicates if the associated address space can be accessed by all programs from this access-list entry or if the associated address space can only be accessed by an authorized program. For program to be authorized, an extended authorization index in a control register must match an access-list extended authorization index in the access-list entry, or the extended authorization index value must be authorized in an authority table associated with the address space. An instruction for testing a given extended authorization index for a given access-list-entry is also disclosed.

5. 发明授权

US5454086A Dynamic program analyzer facility 失效
标题翻译：动态程序分析仪设备
公开(公告)号：US5454086A
公开(公告)日：1995-09-26
申请号：US928937
申请日：1992-08-11
申请人： Alan I. Alpert , Carl E. Clark , Michel H. T. Hack , Casper A. Scalzi , Richard J. Schmalz, deceased , Bhaskar Sinha
发明人： Alan I. Alpert , Carl E. Clark , Michel H. T. Hack , Casper A. Scalzi , Richard J. Schmalz, deceased , Bhaskar Sinha
IPC分类号： G06F11/28 , G06F9/40 , G06F11/36 , G06F9/00 , G06F11/00
CPC分类号： G06F11/3636 , G06F9/4425
摘要： Provides a dynamic execution link between an analyzer program and each hook instruction in a program. Special types of hook instructions are provided for use in a hooked program. The link causes the analyzer program to execute as part of a continuous uninterrupted execution for each hook instruction. The link uses hardware and/or internal code to access a hook control area which provides linkage information needed to invoke the execution of the analyzer program upon completion of the hook instruction and to continue the execution of the hooked program following the completion of the analyzer program. The linkage information includes the entry location into the analyzer program, and also locates the first hook work area (HWA) of a sequence of HWAs, from which an HWA is assigned to each current hook instruction. The assigned HWA stores a return point location in the hooked program at an instruction following the current hook instruction. One or more hooked programs may concurrently use the same analyzer program. As soon as execution by the analyzer program ends for a hook instruction, its assigned HWA is released for use by another hook instruction.
摘要翻译：在分析程序与程序中的每个挂钩指令之间提供动态执行链接。提供特殊类型的挂钩指令用于挂钩程序。该链接使分析程序作为每个挂钩指令的连续不间断执行的一部分执行。该链接使用硬件和/或内部代码访问挂钩控制区域，其提供在完成钩指令时调用分析器程序的执行所需的链接信息，并且在分析器程序完成之后继续执行挂钩程序。链接信息包括进入分析器程序的入口位置，并且还定位HWAs序列的第一挂钩工作区域（HWA），HWA被分配给每个当前挂钩指令。所分配的HWA在当前挂钩指令之后的指令处在挂钩程序中存储返回点位置。一个或多个挂钩程序可以同时使用相同的分析程序。一旦分析程序的执行结束为一个挂接指令，其分配的HWA被释放供另一个钩子指令使用。

6. 发明授权

US5361356A Storage isolation with subspace-group facility 失效
标题翻译：具有子空间组设备的存储隔离
公开(公告)号：US5361356A
公开(公告)日：1994-11-01
申请号：US847521
申请日：1992-03-06
申请人： Carl E. Clark , Jeffrey A. Frey , Kenneth E. Plambeck , Casper A. Scalzi , Bhaskar Sinha
发明人： Carl E. Clark , Jeffrey A. Frey , Kenneth E. Plambeck , Casper A. Scalzi , Bhaskar Sinha
IPC分类号： G06F12/10 , G06F9/30 , G06F9/32 , G06F9/38 , G06F9/46 , G06F9/40
CPC分类号： G06F9/30054 , G06F9/30003 , G06F9/3851 , G06F9/468
摘要： A Branch in Subspace Group (BSG) instruction is executed in problem state (for example by an application program) for providing a fast instruction branch between address spaces within a restricted group of address spaces called a subspace group. The subspace group contains two types of address spaces: a base space and any number of subspaces. The subspace group is set up in a control table associated with each dispatchable unit (DU). This DU control table contains: an identifier of a base space, an identifier of an access list that contains identifiers of all subspaces in the subspace group, an indicator of whether CPU control was last given to a subspace or to the base space, and an identifier of a last entered subspace in the group. The BSG instruction has an operand defining a general register containing the target virtual address and an associated access register containing an access-list-entry token (ALET) defining the target address space. The ALET indexes to a target subspace identifier in the access list, and then the associated virtual address locates the target instruction in the identified target address space. BSG instruction execution controls restrict the BSG branching only to an instruction in the subspace group.
摘要翻译：子空间组（BSG）中的分支在问题状态（例如由应用程序）执行，用于在被称为子空间组的受限制的一组地址空间内的地址空间之间提供快速指令分支。子空间组包含两种类型的地址空间：基本空间和任何数量的子空间。子空间组设置在与每个可调度单元（DU）相关联的控制表中。该DU控制表包含：基本空间的标识符，包含子空间组中所有子空间的标识符的访问列表的标识符，CPU控制是否被最后给予子空间或基本空间的指示符，以及组中最后输入的子空间的标识符。 BSG指令具有定义包含目标虚拟地址的通用寄存器的操作数和包含定义目标地址空间的访问列表入口令牌（ALET）的关联访问寄存器。 ALET索引到访问列表中的目标子空间标识符，然后相关联的虚拟地址将目标指令定位在所识别的目标地址空间中。 BSG指令执行控制将BSG分支限制到子空间组中的指令。

7. 发明授权

US5220669A Linkage mechanism for program isolation 失效
标题翻译：程序隔离的联动机制
公开(公告)号：US5220669A
公开(公告)日：1993-06-15
申请号：US732936
申请日：1991-07-19
申请人： Richard I. Baum , Terry L. Borden , Carol E. Clark , Alan G. Ganek , James Lum , Michael G. Mall , Casper A. Scalzi , Richard J. Schmalz
发明人： Richard I. Baum , Terry L. Borden , Carol E. Clark , Alan G. Ganek , James Lum , Michael G. Mall , Casper A. Scalzi , Richard J. Schmalz
IPC分类号： G06F9/30 , G06F9/32 , G06F9/38 , G06F9/46
CPC分类号： G06F9/30054 , G06F9/30076 , G06F9/3851 , G06F9/468
摘要： A computer system has general purpose registers, control registers and access registers for containing information to allow address space capability. A linkage stack uses protected address space to store state information during program call and program return operations. The linkage stack contains information relating to state entries for the saved information and header and trailer entries to point to other linkage stack sections. A control register contains the pointer to the current linkage stack entry and is changed as the program call or return moves through the stack.
摘要翻译：计算机系统具有通用寄存器，控制寄存器和访问寄存器，用于包含允许地址空间能力的信息。链接堆栈在程序调用和程序返回操作期间使用受保护的地址空间来存储状态信息。链接堆栈包含与保存的信息的状态条目相关的信息，以及指向其他链接堆栈部分的报头和尾部条目。控制寄存器包含指向当前链接堆栈条目的指针，并在程序调用或返回移动通过堆栈时更改。

8. 发明授权

US5426748A Guest/host extended addressing method and means with contiguous access list entries 失效
标题翻译：访客/主机具有连续访问列表条目的扩展寻址方法和方法
公开(公告)号：US5426748A
公开(公告)日：1995-06-20
申请号：US816911
申请日：1992-01-03
申请人： James G. Brenza , Joseph M. Gdaniec , Peter H. Gum , Kathryn M. Jackson , Mark M. Maccabee , Casper A. Scalzi , Bhaskar Sinha
发明人： James G. Brenza , Joseph M. Gdaniec , Peter H. Gum , Kathryn M. Jackson , Mark M. Maccabee , Casper A. Scalzi , Bhaskar Sinha
IPC分类号： G06F12/10 , G06F12/02 , G06F12/08
CPC分类号： G06F12/0292
摘要： An addressing method using large addresses in a guest/host environment within a computer system. The guests are operating-systems, and the host is a hypervisor program. Each guest has a guest real address space (guest RAS) mapped onto a host large real address space (host LRAS) using means disclosed herein. To do this, each guest RAS is first assigned to a contiguous part of a host large virtual address space (LVAS) by assigning each guest RAS to one or more contiguous units of virtual addressing in the host LVAS, each unit having a 2 gigabyte (GB) size. The host LVAS is represented by a sequence of entries (ALEs) in a host access list (AL), in which each ALE represents a 2 GB unit of virtual addressing in the host LVAS. An ALE is selected in the AL by using a high-order part of a host large virtual address (host LVA) representing a guest RA or LRA. A host LVA is generated from a guest RA for obtaining the guest address in host main storage. The host LVA is translated in a number of different ways to a host LRA, depending on the type of guest providing the corresponding guest RA or LRA. The guest types include V=V, V=FC, V=FD and V=R guests, which is indicated in a guest control block (GCB).
摘要翻译：在计算机系统内的访客/主机环境中使用大地址的寻址方法。客人是操作系统，主机是一个管理程序。每个访客都使用本文公开的手段将访客实际地址空间（客户RAS）映射到主机大型实际地址空间（主机LRAS）。为此，每个客户RAS首先通过将每个客户机RAS分配给主机LVAS中的一个或多个连续的虚拟寻址单元来分配给主机大型虚拟地址空间（LVAS）的连续部分，每个单元具有2GB（ GB）尺寸。主机LVAS由主机访问列表（AL）中的一系列条目（ALE）表示，其中每个ALE表示主机LVAS中的2GB虚拟寻址单元。通过使用表示客户RA或LRA的主机大型虚拟地址（主机LVA）的高阶部分，在AL中选择ALE。从客户RA生成主机LVA以获得主机主存储器中的客户地址。主机LVA根据提供相应客户RA或LRA的客户端类型，以多种不同的方式被转换到主机LRA。客人类型包括V = V，V = FC，V = FD和V = R客人，在客人控制块（GCB）中指示。

9. 发明授权

US5381537A Large logical addressing method and means 失效
标题翻译：大逻辑寻址方式和手段
公开(公告)号：US5381537A
公开(公告)日：1995-01-10
申请号：US803320
申请日：1991-12-06
申请人： Richard I. Baum , Kenneth E. Plambeck , Casper A. Scalzi , Richard J. Schmalz , Bhaskar Sinha
发明人： Richard I. Baum , Kenneth E. Plambeck , Casper A. Scalzi , Richard J. Schmalz , Bhaskar Sinha
IPC分类号： G06F12/10 , G06F12/02 , G06F12/00
CPC分类号： G06F12/0292
摘要： A method and apparatus for translating a large logical address as a large virtual address (LVA) when a dynamic address translation (DAT) mode is on. Each LVA is separated into three concatenated parts: 1. a highest-order part (ADEN) for indexing into an access directory (AD) to locate an entry (ADE) for locating one access list (AL); 2. an intermediate part (ALEN) for indexing into a selected AL to access an entry (ALE) that enables location of an associated conventional address translation table which represents a conventional size virtual address space; and 3. a low-order DAT virtual address (VA) part having the same size as a conventional type of virtual address. The low-order DAT VA part is translated by the associated conventional address translation table. If a carry signal is generated during the creation of the low-order DAT VA part, then a change in the selection of an ALE results. An offset value of ALEs can be utilized to generate an effective ADEN and ALEN, which are utilized for the address translation of the LVA.
摘要翻译：当动态地址转换（DAT）模式打开时用于将大的逻辑地址翻译为大的虚拟地址（LVA）的方法和装置。每个LVA被分成三个级联部分：1.用于索引到访问目录（AD）的最高阶部分（ADEN），以定位用于定位一个访问列表（AL）的条目（ADE）; 2.一种用于索引到所选择的AL以访问条目（ALE）的中间部分（ALEN），所述入口（ALE）使得能够定位表示常规大小的虚拟地址空间的相关联的常规地址转换表; 和3.具有与常规类型的虚拟地址相同大小的低阶DAT虚拟地址（VA）部分。低阶DAT VA部分由相关联的常规地址转换表转换。如果在创建低阶DAT VA部分期间产生进位信号，则会产生ALE选择的变化。 ALE的偏移值可用于生成有效的ADEN和ALEN，用于LVA的地址转换。

10. 发明授权

US5560013A Method of using a target processor to execute programs of a source architecture that uses multiple address spaces 失效
标题翻译：使用目标处理器来执行使用多个地址空间的源架构的程序的方法
公开(公告)号：US5560013A
公开(公告)日：1996-09-24
申请号：US349772
申请日：1994-12-06
申请人： Casper A. Scalzi , William J. Starke
发明人： Casper A. Scalzi , William J. Starke
IPC分类号： G06F9/318 , G06F9/455 , G06F12/10 , G06F9/40
CPC分类号： G06F12/109 , G06F8/52 , G06F9/45504
摘要： A method of utilizing large virtual addressing in a target computer to implement an instruction set translator (1ST) for dynamically translating the machine language instructions of an alien source computer into a set of functionally equivalent target computer machine language instructions, providing in the target machine, an execution environment for source machine operating systems, application subsystems, and applications. The target system provides a unique pointer table in target virtual address space that connects each source program instruction in the multiple source virtual address spaces to a target instruction translation which emulates the function of that source instruction in the target system. The target system efficiently stores the translated executable source programs by actually storing only one copy of any source program, regardless of the number of source address spaces in which the source program exists. The target system efficiently manages dynamic changes in the source machine storage, accommodating the nature of a preemptive, multitasking source operating system. The target system preserves the security and data integrity for the source programs on a par with their security and data integrity obtainable when executing in source processors (i.e. having the source architecture as their native architecture). The target computer execution maintains source-architected logical separations between programs and data executing in different source address spaces--without a need for the target system to be aware of the source virtual address spaces.
摘要翻译：一种在目标计算机中利用大的虚拟寻址的方法来实现用于将外来源计算机的机器语言指令动态地翻译成一组功能相当的目标计算机机器语言指令的指令集翻译器（1ST），在目标机器中提供，源机器操作系统，应用子系统和应用程序的执行环境。目标系统在目标虚拟地址空间中提供唯一的指针表，将多个源虚拟地址空间中的每个源程序指令连接到模拟目标系统中该源指令的功能的目标指令转换。目标系统通过实际存储任何源程序的一个副本来有效地存储翻译的可执行源程序，而不管源程序存在的源地址空间的数量。目标系统有效地管理源机器存储中的动态变化，适应抢占式多任务源操作系统的性质。目标系统保持源程序的安全性和数据完整性，与在源处理器中执行（即将源架构作为其本机架构）执行时可获得的安全性和数据完整性相当。目标计算机执行维护程序和在不同源地址空间中执行的数据之间的源架构逻辑分隔，而不需要目标系统知道源虚拟地址空间。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式