专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20150278208A1 HASH MAP SUPPORT IN A STORAGE DEVICE 有权
标题翻译：存储设备中的HASH地图支持
公开(公告)号：US20150278208A1
公开(公告)日：2015-10-01
申请号：US14228822
申请日：2014-03-28
申请人： Annie Foong , Bryan E. Veal
发明人： Annie Foong , Bryan E. Veal
IPC分类号： G06F17/30
CPC分类号： G06F3/0659 , G06F3/061 , G06F3/0631 , G06F3/0638 , G06F3/064 , G06F3/0652 , G06F3/0679 , G06F3/0688
摘要： In an embodiment, a storage device may include device processing logic. The device processing logic may acquire a command associated with a key-value pair (KVP). The command may be, for example, a get, set, or delete command. The KVP may include a hash value and an item. The hash value may be a key in the KVP and the item may be a value in the KVP. The device processing logic may translate the acquired command into one or more block-oriented commands which may be executed by the device processing logic to perform various operations on the storage device.
摘要翻译：在一个实施例中，存储设备可以包括设备处理逻辑。设备处理逻辑可以获取与键值对（KVP）相关联的命令。该命令可以是例如get，set或delete命令。 KVP可以包括散列值和项目。散列值可以是KVP中的密钥，并且该项可以是KVP中的值。设备处理逻辑可以将所获取的命令转换成一个或多个面向块的命令，该命令可由设备处理逻辑执行以在存储设备上执行各种操作。

2. 发明申请

US20140089728A1 METHOD AND APPARATUS FOR SYNCHRONIZING STORAGE VOLUMES 有权
标题翻译：用于同步存储体积的方法和装置
公开(公告)号：US20140089728A1
公开(公告)日：2014-03-27
申请号：US13628257
申请日：2012-09-27
申请人： Bryan E. Veal , Annie Foong
发明人： Bryan E. Veal , Annie Foong
IPC分类号： G06F11/20
CPC分类号： G06F11/1474
摘要： A disk array redundancy controller ensures integrity of a mirrored or RAID storage array supporting a host system and minimizes recovery time responsive to a storage volume failure by traversing caches of recently written blocks to identify partially flushed stripes of data and recovering the inconsistent stripes on each of the storage volumes based on a master copy derived from the scan of all pre-failure caches of the storage array. The storage array employs nonvolatile caches in conjunction with solid state drive (SSD) storage volumes, allowing post-failure recovery of recently written blocks. A cache depth at least sufficient to store the largest stripe, or set of blocks, from the host ensures recovery of the entire stripe from a collective scan of the caches of all storage volumes of the storage array.
摘要翻译：磁盘阵列冗余控制器确保支持主机系统的镜像或RAID存储阵列的完整性，并通过遍历最近写入的块的高速缓存来最小化响应于存储卷故障的恢复时间，以识别部分刷新的数据条带，并恢复每个存储卷基于从扫描存储阵列的所有故障前高速缓存得到的主副本。存储阵列采用与固态驱动器（SSD）存储卷结合的非易失性高速缓存，允许最近写入的块的故障后恢复。至少足以存储来自主机的最大条带或一组块的高速缓存深度确保从存储阵列的所有存储卷的高速缓存的集合扫描中恢复整个条带。

3. 发明申请

US20090319705A1 COMMUNICATION BETWEEN PROCESSOR CORE PARTITIONS 失效
标题翻译：处理器核心部分之间的通信
公开(公告)号：US20090319705A1
公开(公告)日：2009-12-24
申请号：US12141725
申请日：2008-06-18
申请人： Annie Foong , Bryan E. Veal , Arun Raghunath
发明人： Annie Foong , Bryan E. Veal , Arun Raghunath
IPC分类号： G06F13/00
CPC分类号： G06F15/16
摘要： In an embodiment, a method is provided that may include providing a first address space exclusively and coherently accessible by a first processor core partition in a platform. A second address space may be provided in this embodiment that is exclusively and coherently accessible by a second processor core partition in the platform. Also in this embodiment, a third address space in the platform may be provided that is accessible, at least in part, by both the first and second processor core partitions and may be to permit communication between the first and second processor core partitions of at least one packet and at least one descriptor associated with the at least one packet. The at least one descriptor may indicate, at least in part, one or more locations in the third address space to store, at least in part, the at least one packet. Of course, many alternatives, modifications, and variations are possible without departing from this embodiment.
摘要翻译：在一个实施例中，提供了一种方法，其可以包括提供由平台中的第一处理器核心分区独占且可相干访问的第一地址空间。可以在该实施例中提供第二地址空间，其由平台中的第二处理器核心分区专门地和相干地访问。同样在该实施例中，可以提供平台中的第三地址空间，其至少部分地由第一和第二处理器核分区可访问，并且可以允许至少在第一和第二处理器核分区之间进行通信一个分组和与所述至少一个分组相关联的至少一个描述符。至少一个描述符可以至少部分地指示第三地址空间中的一个或多个位置，以至少部分地存储至少一个分组。当然，在不脱离本实施例的情况下，许多替代，修改和变化是可能的。

4. 发明申请

US20090006521A1 ADAPTIVE RECEIVE SIDE SCALING 审中-公开
标题翻译：适应性接收面尺寸
公开(公告)号：US20090006521A1
公开(公告)日：2009-01-01
申请号：US11771250
申请日：2007-06-29
申请人： Bryan E. Veal , Annie Foong
发明人： Bryan E. Veal , Annie Foong
IPC分类号： G06F15/16
CPC分类号： H04L45/00 , H04L45/38 , H04L45/745 , H04L47/125
摘要： Receive side scaling in a network system may be improved by moving the task of adapting the load distribution from the operating system (“OS”) to the network device. A load feedback mechanism may be used for the OS to report per-core load to the network device. With per-core load information from the OS as well as its own knowledge of new flows, the network device is able to map new flows to the least-utilized cores by changing these cores' entries in an indirection table in the network device directly.
摘要翻译：可以通过将将操作系统（“OS”）的负载分配调整到网络设备的任务来改进网络系统中的接收侧缩放。 OS可以使用负载反馈机制来向网络设备报告每个核心的负载。通过使用来自OS的每个核心负载信息以及它自己对新流的知识，网络设备能够通过直接在网络设备的间接表中改变这些核心的条目来将新的流映射到最不利用的核心。

5. 发明申请

US20110153893A1 Source Core Interrupt Steering 有权
标题翻译：源核心中断转向
公开(公告)号：US20110153893A1
公开(公告)日：2011-06-23
申请号：US12641604
申请日：2009-12-18
申请人： Annie Foong , Bryan E. Veal
发明人： Annie Foong , Bryan E. Veal
IPC分类号： G06F13/24
CPC分类号： G06F13/24 , G06F9/4812
摘要： An embodiment of the invention includes (i) receiving a core identifier that corresponds with a processor source core; (ii) receiving an input/output request, produced from the source core, that is associated with the core identifier; (iii) and directing an interrupt, which corresponds to the request, to the source core based on the core identifier. Other embodiments are described herein.
摘要翻译：本发明的实施例包括（i）接收与处理器源核心对应的核心标识符; （ii）从所述源核心接收与所述核心标识符相关联的输入/输出请求; （iii）并且基于核心标识符将对应于请求的中断引导到源核心。本文描述了其它实施例。

6. 发明申请

US20130339565A1 METHOD, DEVICE AND SYSTEM FOR AGGREGATION OF SHARED ADDRESS DEVICES 有权
标题翻译：用于共享地址设备的方法，设备和系统
公开(公告)号：US20130339565A1
公开(公告)日：2013-12-19
申请号：US13997512
申请日：2011-12-22
申请人： Bryan E. Veal , Eric R. Wehage , Annie Foong
发明人： Bryan E. Veal , Eric R. Wehage , Annie Foong
IPC分类号： G06F13/40
CPC分类号： G06F13/4027 , G06F3/0205 , G06F7/00 , G06F9/441 , G06F13/105
摘要： Techniques and mechanisms for managing resources of an aggregate device which spans multiple physical devices of a computer platform. In an embodiment, an aggregation device coupled to a host bus of the computer platform receives resource information generated by a pre-boot software process of the computer platform. In another embodiment, the aggregation device, based on the received resource information, represents a resource in a first input/output (I/O) device to a host operating system (OS) as residing in the aggregation device, the first I/O device coupled to the aggregation device via a host bus for exchanging communications referencing a shared address space.
摘要翻译：用于管理跨越计算机平台的多个物理设备的聚合设备的资源的技术和机制。在一个实施例中，耦合到计算机平台的主机总线的聚合设备接收由计算机平台的引导前软件进程产生的资源信息。在另一个实施例中，聚合设备基于所接收的资源信息，表示驻留在聚合设备中的主机操作系统（OS）的第一输入/输出（I / O）设备中的资源，第一I / O 设备经由主机总线耦合到聚合设备，用于交换参考共享地址空间的通信。

7. 发明授权

US07650488B2 Communication between processor core partitions with exclusive read or write to descriptor queues for shared memory space 失效
标题翻译：处理器核心分区之间的通信，具有独占读或写到共享存储空间的描述符队列
公开(公告)号：US07650488B2
公开(公告)日：2010-01-19
申请号：US12141725
申请日：2008-06-18
申请人： Annie Foong , Bryan E. Veal , Arun Raghunath
发明人： Annie Foong , Bryan E. Veal , Arun Raghunath
IPC分类号： G06F15/167
CPC分类号： G06F15/16
摘要： In an embodiment, a method is provided that may include providing a first address space exclusively and coherently accessible by a first processor core partition in a platform. A second address space may be provided in this embodiment that is exclusively and coherently accessible by a second processor core partition in the platform. Also in this embodiment, a third address space in the platform may be provided that is accessible, at least in part, by both the first and second processor core partitions and may be to permit communication between the first and second processor core partitions of at least one packet and at least one descriptor associated with the at least one packet. The at least one descriptor may indicate, at least in part, one or more locations in the third address space to store, at least in part, the at least one packet. Of course, many alternatives, modifications, and variations are possible without departing from this embodiment.
摘要翻译：在一个实施例中，提供了一种方法，其可以包括提供由平台中的第一处理器核心分区独占且可相干访问的第一地址空间。可以在该实施例中提供第二地址空间，其由平台中的第二处理器核心分区专门地和相干地访问。同样在该实施例中，可以提供平台中的第三地址空间，其至少部分地由第一和第二处理器核分区可访问，并且可以允许至少在第一和第二处理器核分区之间进行通信一个分组和与所述至少一个分组相关联的至少一个描述符。至少一个描述符可以至少部分地指示第三地址空间中的一个或多个位置，以至少部分地存储至少一个分组。当然，在不脱离本实施例的情况下，许多替代，修改和变化是可能的。

8. 发明申请

US20090086736A1 NOTIFICATION OF OUT OF ORDER PACKETS 审中-公开
标题翻译：订购订单的通知
公开(公告)号：US20090086736A1
公开(公告)日：2009-04-02
申请号：US11864276
申请日：2007-09-28
申请人： Annie Foong , Bryan E. Veal
发明人： Annie Foong , Bryan E. Veal
IPC分类号： H04L12/56
CPC分类号： H04L1/1841 , H04L47/10
摘要： Methods and apparatus relating to notification of out-of-order packets are described. In an embodiment, data such as a sequence number and a flow identifier may be extracted from a packet. The extracted data may be used to check the extracted sequence number against an expected sequence number and indicate that the packet is an out-of-order packet. Other embodiments are also disclosed.
摘要翻译：描述与无序分组的通知有关的方法和装置。在一个实施例中，可以从分组中提取诸如序列号和流标识符的数据。所提取的数据可以用于根据预期序列号检查提取的序列号，并指示该分组是无序分组。还公开了其他实施例。

9. 发明授权

US09460040B2 Method, device and system for aggregation of shared address devices 有权
标题翻译：用于共享地址设备聚合的方法，设备和系统
公开(公告)号：US09460040B2
公开(公告)日：2016-10-04
申请号：US13997512
申请日：2011-12-22
申请人： Bryan E. Veal , Eric R. Wehage , Annie Foong
发明人： Bryan E. Veal , Eric R. Wehage , Annie Foong
IPC分类号： G06F3/00 , G06F13/36 , G06F13/40 , G06F7/00 , G06F3/02 , G06F9/44 , G06F13/10
CPC分类号： G06F13/4027 , G06F3/0205 , G06F7/00 , G06F9/441 , G06F13/105
摘要： Techniques and mechanisms for managing resources of an aggregate device which spans multiple physical devices of a computer platform. In an embodiment, an aggregation device coupled to a host bus of the computer platform receives resource information generated by a pre-boot software process of the computer platform. In another embodiment, the aggregation device, based on the received resource information, represents a resource in a first input/output (I/O) device to a host operating system (OS) as residing in the aggregation device, the first I/O device coupled to the aggregation device via a host bus for exchanging communications referencing a shared address space.
摘要翻译：用于管理跨越计算机平台的多个物理设备的聚合设备的资源的技术和机制。在一个实施例中，耦合到计算机平台的主机总线的聚合设备接收由计算机平台的引导前软件进程产生的资源信息。在另一个实施例中，聚合设备基于所接收的资源信息，表示驻留在聚合设备中的主机操作系统（OS）的第一输入/输出（I / O）设备中的资源，第一I / O 设备经由主机总线耦合到聚合设备，用于交换参考共享地址空间的通信。

10. 发明申请

US20130080674A1 Source Core Interrupt Steering 审中-公开
标题翻译：源核心中断转向
公开(公告)号：US20130080674A1
公开(公告)日：2013-03-28
申请号：US13681706
申请日：2012-11-20
申请人： Bryan E. Veal , Annie Foong
发明人： Bryan E. Veal , Annie Foong
IPC分类号： G06F13/24
CPC分类号： G06F13/24 , G06F9/4812
摘要： An embodiment of the invention includes (i) receiving a core identifier that corresponds with a processor source core; (ii) receiving an input/output request, produced from the source core, that is associated with the core identifier; (iii) and directing an interrupt, which corresponds to the request, to the source core based on the core identifier. Other embodiments are described herein.
摘要翻译：本发明的实施例包括（i）接收与处理器源核心对应的核心标识符; （ii）从所述源核心接收与所述核心标识符相关联的输入/输出请求; （iii）并且基于核心标识符将对应于请求的中断引导到源核心。本文描述了其它实施例。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式