会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明授权
    • Charge pump phase locked loop with improved power supply rejection
    • 充电泵锁相环,具有改进的电源抑制
    • US06963233B2
    • 2005-11-08
    • US10793367
    • 2004-03-03
    • Gianni PuccioBiagio BisantiStefano Cipriani
    • Gianni PuccioBiagio BisantiStefano Cipriani
    • H03L7/00H03L7/06H03L7/089H03L7/18
    • H03L7/0895H03L7/18
    • A phase lock loop circuit (60) has a phase frequency detector (62), a charge pump (64), an active filter (87) and a voltage-controlled oscillator (100). The phase detector generates signals responsive to reference signal FR and VCO output signal FV. A charge pump generates a voltage at the input of a first transmission gate (76) according to the values of the phase detector signals. A predetermined voltage is generated at the input of a second transmission gate (112). When the transmission gates (76, 110) are closed (low impedance) the charge pump may sink or source current to the inverting input of the operational amplifier (86) of the active filter 86 and the predetermined voltage is applied to the non-inverting input. When the transmission gates are open (high impedance state) the inverting input is electrically isolated from the node and the non-inverting output is isolated from the power supply.
    • 锁相环电路(60)具有相位频率检测器(62),电荷泵(64),有源滤波器(87)和压控振荡器(100)。 相位检测器响应于参考信号F SUB和VCO输出信号F OUT产生信号。 电荷泵根据相位检测器信号的值在第一传输门(76)的输入端产生电压。 在第二传输门(112)的输入处产生预定电压。 当传输门(76,110)闭合(低阻抗)时,电荷泵可以将有源滤波器86的运算放大器(86)的反相输入端的电流吸收或输出,并将预定的电压施加到非反相 输入。 当传输门打开(高阻抗状态)时,反相输入与节点电隔离,非反相输出与电源隔离。
    • 8. 发明申请
    • CHARGE PUMP PHASE LOCKED LOOP WITH IMPROVED POWER SUPPLY REJECTION
    • 充电泵相位锁定环与改进的电源抑制
    • US20050195002A1
    • 2005-09-08
    • US10793367
    • 2004-03-03
    • Gianni PuccioBiagio BisantiStefano Cipriani
    • Gianni PuccioBiagio BisantiStefano Cipriani
    • H03L7/00H03L7/06H03L7/089H03L7/18
    • H03L7/0895H03L7/18
    • A phase lock loop circuit (60) has a phase frequency detector (62), a charge pump (64), an active filter (87) and a voltage-controlled oscillator (100). The phase detector generates signals responsive to reference signal FR and VCO output signal FV. A charge pump generates a voltage at the input of a first transmission gate (76) according to the values of the phase detector signals. A predetermined voltage is generated at the input of a second transmission gate (112). When the transmission gates (76, 110) are closed (low impedance) the charge pump may sink or source current to the inverting input of the operational amplifier (86) of the active filter 86 and the predetermined voltage is applied to the non-inverting input. When the transmission gates are open (high impedance state) the inverting input is electrically isolated from the node and the non-inverting output is isolated from the power supply.
    • 锁相环电路(60)具有相位频率检测器(62),电荷泵(64),有源滤波器(87)和压控振荡器(100)。 相位检测器响应于参考信号F SUB和VCO输出信号F OUT产生信号。 电荷泵根据相位检测器信号的值在第一传输门(76)的输入端产生电压。 在第二传输门(112)的输入处产生预定电压。 当传输门(76,110)关闭(低阻抗)时,电荷泵可以将有源滤波器86的运算放大器(86)的反相输入端的电流吸收或输出,并将预定的电压施加到非反相 输入。 当传输门打开(高阻抗状态)时,反相输入与节点电隔离,非反相输出与电源隔离。
    • 9. 发明授权
    • Charge pump phase locked loop
    • 电荷泵锁相环
    • US07158600B2
    • 2007-01-02
    • US10154684
    • 2002-05-24
    • Gianni PuccioBiagio BisantiStefano Cipriani
    • Gianni PuccioBiagio BisantiStefano Cipriani
    • H03D3/24
    • H03L7/0895
    • A phase lock loop circuit 60 has a phase frequency detector 62, a charge pump 64, an active filter 87 and a voltage-controlled oscillator 100. The phase detector generates UP and DN signals indicative of the relative frequency of FR, a reference signal, and FV, a signal controlled by the voltage-controlled oscillator. A charge pump using logic gates (buffer 66 and inverter 68) to produce a voltage drop over resistors 74 and 84 to generate a voltage at a node coupled to the input of transmission gate 76 according to the values of the UP and DN signals. When the transmission gate 76 is closed (low impedance) the charge pump may sink or source current to the inverting input of the operational amplifier 86 of the active filter 86. When the transmission gate is open (high impedance state) the inverting input is electrically isolated from the node.
    • 锁相环电路60具有相位频率检测器62,电荷泵64,有源滤波器87和压控振荡器100。 相位检测器产生指示由压控振荡器控制的信号的F SUB相对频率,参考信号和F OUT的UP信号和DN信号。 使用逻辑门(缓冲器66和反相器68)的电荷泵,以在电阻器74和84上产生电压降,以根据UP和DN信号的值在耦合到传输门76的输入端的节点处产生电压。 当传输门76闭合(低阻抗)时,电荷泵可以将电流吸收或馈送到有源滤波器86的运算放大器86的反相输入端。 当传输门打开(高阻抗状态)时,反相输入与节点电隔离。