专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US10013373B1 Multi-level message passing descriptor 有权
公开(公告)号：US10013373B1
公开(公告)日：2018-07-03
申请号：US15344537
申请日：2016-11-06
申请人： BiTMICRO Networks, Inc.
发明人： Ricardo H. Bruce , Bernard Sherwin Leung Chiw , Margaret Anne Nadonga Somera
IPC分类号： G06F13/28 , G06F13/16
CPC分类号： G06F13/28 , G06F13/1673 , G06F2213/2802
摘要： In an embodiment of the invention, a method for to use a two level linked list descriptor mechanism to pass information among flash, memory, and IO controller modules is presented. The method includes creating a first level data structure for one or more first level descriptors; creating a second level data structure for one or more second level descriptors, each second level descriptor having a pointer to tracking information that includes start information, running information, and rewind information for a data DMA; using the one or more second level descriptors, the one or more first level descriptors, and the tracking information for a data DMA; updating the tracking information during the data DMA; and updating the tracking information at the end of the data DMA.

2. 发明授权

US09501436B1 Multi-level message passing descriptor 有权
标题翻译：多级消息传递描述符
公开(公告)号：US09501436B1
公开(公告)日：2016-11-22
申请号：US14217041
申请日：2014-03-17
申请人： BiTMICRO Networks, Inc.
发明人： Ricardo H. Bruce , Bernard Sherwin Leung Chiw , Margaret Anne Nadonga Somera
IPC分类号： G06F13/28
CPC分类号： G06F13/28 , G06F13/1673 , G06F2213/2802
摘要： In an embodiment of the invention, a method for to use a two level linked list descriptor mechanism to pass information among flash, memory, and IO controller modules is presented. The method includes creating a first level data structure for one or more first level descriptors; creating a second level data structure for one or more second level descriptors, each second level descriptor having a pointer to tracking information that includes start information, running information, and rewind information for a data DMA; using the one or more second level descriptors, the one or more first level descriptors, and the tracking information for a data DMA; updating the tracking information during the data DMA; and updating the tracking information at the end of the data DMA.
摘要翻译：在本发明的实施例中，提出了一种使用二级链表描述符机制来在闪存，存储器和IO控制器模块之间传递信息的方法。该方法包括为一个或多个第一级描述符创建第一级数据结构; 为一个或多个第二级描述符创建第二级数据结构，每个第二级描述符具有指向跟踪信息的指针，所述跟踪信息包括数据DMA的开始信息，运行信息和倒带信息; 使用一个或多个第二级描述符，一个或多个第一级描述符和数据DMA的跟踪信息; 在数据DMA期间更新跟踪信息; 并在数据DMA结束时更新跟踪信息。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式