会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Boosted phase driver
    • 升压相位驱动器
    • US4599520A
    • 1986-07-08
    • US575612
    • 1984-01-31
    • John A. GabricEdward F. O'Neil
    • John A. GabricEdward F. O'Neil
    • G06F1/04G11C11/407H03K5/02H03K17/06H03K19/017H03K19/096H03K5/135H03K17/10H03K17/687
    • H03K19/01735
    • An FET double boosted clock driver for producing a clock signal having an amplitude greater than the drain supply voltage. The clock output of a second clock driver is capacitively coupled to the clock output of a first clock driver. The second clock driver boosts the voltage on the source of an enhancement mode (output) FET of the first clock driver. The output FET has its gate connected to a bootstrapped node and its drain connected to a drain voltage source (VDD). A depletion mode FET forms a feedback path between the source of the output node FET and the bootstrapped node. When the bootstrapped node is bootstrapped to VDD+VT, the output FET precharges the clock output to VDD. When the potential of the clock output approaches VDD, the depletion mode FET discharges the bootstrapped node to an input clock. Thus, the potential of the gate of the output FET is clamped to the drain supply voltage when the output is subsequently boosted by the capacitively coupled second clock driver, without adversely effecting the timing and the precharging of the enhancement mode output FET.
    • FET双升压时钟驱动器,用于产生幅度大于漏极电源电压的时钟信号。 第二时钟驱动器的时钟输出电容耦合到第一时钟驱动器的时钟输出。 第二个时钟驱动器提升了第一个时钟驱动器的增强模式(输出)FET源极上的电压。 输出FET的栅极连接到自举节点,其漏极连接到漏极电压源(VDD)。 耗尽型FET在输出节点FET的源和引导节点之间形成反馈路径。 当自举节点自举到VDD + VT时,输出FET将时钟输出预充电至VDD。 当时钟输出的电位接近VDD时,耗尽型FET将自举节点放电到输入时钟。 因此,当输出随后由电容耦合的第二时钟驱动器升压时,输出FET的栅极的电位被钳位到漏极电源电压,而不会不利地影响增强模式输出FET的定时和预充电。