专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US10811114B2 Shift register unit and method for driving the same, gate driving circuit, and display apparatus 有权
公开(公告)号：US10811114B2
公开(公告)日：2020-10-20
申请号：US16138878
申请日：2018-09-21
申请人： BOE Technology Group Co., Ltd.
发明人： Lijun Yuan , Mingfu Han , Seung Woo Han , Xing Yao , Zhichong Wang , Guangliang Shang , Haoliang Zheng
IPC分类号： G11C19/00 , G11C19/28 , G09G3/3258 , G09G3/36
摘要： Embodiments of the present application provide a shift register unit, a method for driving the same, a gate driving circuit, and a display apparatus. The shift register unit comprises at least two sub-circuits of a first output sub-circuit, a second output sub-circuit, and a third output sub-circuit. The first output sub-circuit is configured to output a voltage at a signal output terminal to a reset signal output terminal; the second output sub-circuit is configured to output the voltage at the signal output terminal to a gating signal output terminal; and the third output sub-circuit is configured to output a voltage at a second voltage terminal to a light-emitting control signal output terminal or is configured to output a voltage at a first voltage terminal to the light-emitting control signal output terminal.

2. 发明授权

US10629151B2 Shift register unit, gate driving circuit, display and gate driving method 有权
公开(公告)号：US10629151B2
公开(公告)日：2020-04-21
申请号：US16066827
申请日：2017-12-14
申请人： BOE TECHNOLOGY GROUP CO., LTD.
发明人： Jiha Kim , Lijun Yuan , Zhichong Wang , Mingfu Han , Xing Yao , Guangliang Shang , Seung Woo Han , Yun Sik Im , Jing Lv , Yinglong Huang , Jung Mok Jun , Haoliang Zheng
IPC分类号： G09G3/36 , G11C19/28
CPC分类号： G09G3/3677 , G09G3/36 , G11C19/28 , G09G2300/0426 , G09G2310/0286 , G09G2330/021
摘要： There is provided in the present disclosure a shift register unit, comprising: an input circuit, whose first terminal is connected to a power supply terminal, second terminal is connected to an input terminal, and third terminal is connected to a pull-up node, the input circuit being configured to input a power supply signal input by the power supply terminal to the pull-up node under the control of an input signal; a pull-up control circuit, whose first terminal is connected to a first clock signal terminal, and second terminal is connected to the pull-up node, the pull-up control circuit being configured to control a potential of the pull-up node according to a first clock signal input by the first clock signal terminal; a pull-up circuit, whose first terminal is connected to a first signal terminal, second terminal is connected to an output terminal, third terminal is connected to the pull-up node.

3. 发明申请

US20180226039A1 Shift Register Unit, Gate Driving Device, Display Device and Driving Method 审中-公开
公开(公告)号：US20180226039A1
公开(公告)日：2018-08-09
申请号：US15542365
申请日：2016-12-15
申请人： BOE Technology Group Co., Ltd.
发明人： Seung Woo Han , Guangliang Shang
IPC分类号： G09G3/36 , G11C19/28
CPC分类号： G09G3/3677 , G09G3/3648 , G09G2310/0286 , G11C19/28
摘要： A shift register unit, gate driving device, display device and driving method are provided. The shift register unit includes: an input circuit, configured to control a potential of a pull-up control node based on an input signal; a pull-down control circuit, configured to control a potential of a pull-down control node based on the input signal and the potential of the pull-up control node when first signal is at a first level; a pull-down circuit, configured to pull down the potential of the pull-up control node based on the potential of the pull-down control node; a pull-up circuit, configured to control an output signal output from a signal output terminal based on the potential of the pull-up control node and the clock signal; and a reset circuit, configured to reset the output signal based on the potential of the pull-down control node when second signal is at a second level.

4. 发明申请

US20170213497A1 GOA UNIT DRIVING CIRCUIT AND DRIVING METHOD THEREOF, DISPLAY PANEL AND DISPLAY DEVICE 审中-公开
公开(公告)号：US20170213497A1
公开(公告)日：2017-07-27
申请号：US15326370
申请日：2015-12-14
申请人： BOE TECHNOLOGY GROUP CO., LTD.
发明人： Guangliang Shang , Seung Woo Han , Mingfu Han , Haoliang Zheng , Yanfeng Wang
IPC分类号： G09G3/20
CPC分类号： G09G3/2092 , G09G3/20 , G09G2300/0408 , G09G2300/08 , G09G2310/0248 , G09G2310/0267 , G09G2310/08 , G09G2330/021
摘要： The present disclosure discloses a GOA unit driving circuit and a driving method thereof, a display panel and a display device. The disclosure relates to field of display technology, and solves the technical issue of increased power consumption of the display device due to the power consumption of the parasitic capacitance existing in the transistors in the GOA unit. The GOA unit driving circuit comprises a plurality of sets of GOA units, each of which includes at least one GOA unit; a plurality of clock selecting units, which are in one-to-one correspondence with the plurality of sets of GOA units, and each clock selecting unit is connected to a corresponding set of GOA units and connected to one of a plurality of clock signal terminals and at least one of a plurality of clock selection signal terminals, respectively. An intersection of any two sets of GOA units in the plurality of sets of GOA unit is an empty set, and each clock selecting unit transmits a signal of the clock signal terminal to which the clock selecting unit is connected to the corresponding set of GOA units, under control of a signal of the at least one clock selection signal terminal to which the clock selecting unit is connected. The GOA unit driving circuit provided by the present disclosure may be applied to a display device.

5. 发明授权

US09679512B2 Shift register and driving method thereof, gate driving circuit, display apparatus 有权
公开(公告)号：US09679512B2
公开(公告)日：2017-06-13
申请号：US14911666
申请日：2015-07-28
申请人： BOE Technology Group Co., Ltd.
发明人： Yuanbo Zhang , Seung Woo Han , Yun Sik Im
IPC分类号： G06F3/038 , G09G5/00 , G09G3/20 , G11C19/28
CPC分类号： G09G3/2092 , G09G3/20 , G09G3/3266 , G09G3/3674 , G09G2300/0408 , G09G2300/0809 , G09G2310/0267 , G09G2310/0286 , G09G2310/08 , G11C19/28
摘要： A shift register and driving method thereof, gate driving circuit, and display apparatus are provided. The shift register comprises: first input module configured to pull up potential of first node under the effect of signal received by input terminal; output module configured to pull up potential of output terminal under the effect of the potential of the first node; reset module configured to pull down the potential of the first node under the effect of signal received by reset terminal; and output pulling-down module configured to pull down the potential of the output terminal under the effect of first clock signal, wherein the above identified modules are connected to the first node; and second input module configured to connect the input terminal to the first node within operation time of the first input module and the output pulling-down module under the effect of the first clock signal.

6. 发明授权

US09544981B2 Touch display panel and touch display apparatus 有权
标题翻译：触摸显示面板和触摸显示设备
公开(公告)号：US09544981B2
公开(公告)日：2017-01-10
申请号：US14364204
申请日：2013-12-17
申请人： BOE TECHNOLOGY GROUP CO., LTD.
发明人： Yuanbo Zhang , Seung Woo Han , Wei Qin , Ruoyu Ma
IPC分类号： G09G5/00 , G06F3/041 , H05F1/00 , G02F1/1333
CPC分类号： H05F1/00 , G02F1/13338 , G02F2202/22 , G06F3/041 , G06F3/0412
摘要： The embodiments of the present disclosure disclose a touch display panel and a touch display apparatus and relate to the technical field of display, which can realize the function of preventing the static damage without affecting the touch control function. The touch display panel in the present disclosure is arranged with driving electrodes and sensing electrodes, and is further arranged with an anti-static layer which is correspondingly distributed in regions of the touch display panel other than sensing regions including overlapped regions of the driving electrodes and the sensing electrodes; and a controllable switch through which the anti-static layer is grounded.
摘要翻译：本公开的实施例公开了触摸显示面板和触摸显示装置，涉及显示技术领域，其可以实现防止静电损伤的功能，而不影响触摸控制功能。本公开的触摸显示面板配置有驱动电极和感测电极，并且还配置有防静电层，该防静电层相应地分布在除了包括驱动电极的重叠区域的感测区域之外的触摸显示面板的区域中，感测电极; 以及防静电层接地的可控开关。

7. 发明申请

US20160132170A1 Driving Unit for Touch Electrode, Driving Circuit, Touch Panel and Driving Method 有权
标题翻译：触摸电极驱动单元，驱动电路，触摸屏及驱动方式
公开(公告)号：US20160132170A1
公开(公告)日：2016-05-12
申请号：US14568315
申请日：2014-12-12
申请人： BOE Technology Group Co., Ltd.
发明人： Yuanbo Zhang , Seung Woo Han , Yun Sik Im
IPC分类号： G06F3/041 , G06F1/14 , G06F1/10
CPC分类号： G06F3/0416 , G06F3/044 , G06F2203/04103
摘要： Provided are a driving unit for a touch electrode, a driving circuit, a touch panel and a driving method, wherein the driving unit comprises: a signal conversion unit configured to convert a signal input from the signal input terminal under the control of a clock signal and output the conversion result; a logic computation unit configured to perform a logic computation on the input signal and the touch enable signal and output the computation result; a buffer unit connected to an output terminal of the logic computation unit; and an output unit connected to an output terminal of the buffer unit and configured to output a touch scan signal to the touch driving electrode under the control of a signal output by the buffer unit. The driving circuit comprising multiple stages of driving unit described in the above can be directly integrated in the array substrate.
摘要翻译：提供了一种用于触摸电极，驱动电路，触摸屏和驱动方法的驱动单元，其中驱动单元包括：信号转换单元，被配置为在时钟信号的控制下转换从信号输入端输入的信号并输出转换结果; 逻辑计算单元，被配置为对所述输入信号和所述触摸使能信号执行逻辑运算并输出所述计算结果; 连接到逻辑计算单元的输出端的缓冲单元; 以及输出单元，连接到缓冲单元的输出端，并且被配置为在缓冲单元输出的信号的控制下将触摸扫描信号输出到触摸驱动电极。包括上述驱动单元的驱动电路的驱动电路可以直接集成在阵列基板中。

8. 发明授权

US10504469B2 Shift-buffer circuit, gate driving circuit, display panel and driving method 有权
公开(公告)号：US10504469B2
公开(公告)日：2019-12-10
申请号：US15768948
申请日：2017-10-17
申请人： BOE TECHNOLOGY GROUP CO., LTD.
发明人： Jiha Kim , Seung Woo Han , Guangliang Shang , Xing Yao , Haoliang Zheng , Mingfu Han , Zhichong Wang , Lijun Yuan , Yun Sik Im , Jing Lv , Yinglong Huang , Xue Dong
IPC分类号： G09G3/36 , G11C19/28 , G09G3/3266 , G09G3/20 , G11C19/18
摘要： A shift-buffer circuit, a gate driving circuit, a display panel, a display device, and a driving method. The shift-buffer circuit includes: a shift register and a plurality of buffers connected with the shift register. The shift register includes a shift output terminal; the shift register is configured to output a shift output signal from the shift output terminal, in response to a shift clock signal; each of the buffers includes a buffer input terminal and a buffer output terminal, the buffer input terminal being connected with the shift output terminal; each of the buffers is configured to output a buffer output signal from the buffer output terminal, in response to a buffer clock signal.

9. 发明授权

US10276087B2 GOA unit driving circuit and driving method thereof, display panel and display device 有权
公开(公告)号：US10276087B2
公开(公告)日：2019-04-30
申请号：US15326370
申请日：2015-12-14
申请人： BOE TECHNOLOGY GROUP CO., LTD.
发明人： Guangliang Shang , Seung Woo Han , Mingfu Han , Haoliang Zheng , Yanfeng Wang
IPC分类号： G09G3/20
摘要： The present disclosure discloses a GOA unit driving circuit and a driving method thereof, a display panel and a display device. The disclosure relates to field of display technology, and solves the technical issue of increased power consumption of the display device due to the power consumption of the parasitic capacitance existing in the transistors in the GOA unit. The GOA unit driving circuit comprises a plurality of sets of GOA units, each of which includes at least one GOA unit; a plurality of clock selecting units, which are in one-to-one correspondence with the plurality of sets of GOA units, and each clock selecting unit is connected to a corresponding set of GOA units and connected to one of a plurality of clock signal terminals and at least one of a plurality of clock selection signal terminals, respectively. An intersection of any two sets of GOA units in the plurality of sets of GOA unit is an empty set, and each clock selecting unit transmits a signal of the clock signal terminal to which the clock selecting unit is connected to the corresponding set of GOA units, under control of a signal of the at least one clock selection signal terminal to which the clock selecting unit is connected. The GOA unit driving circuit provided by the present disclosure may be applied to a display device.

10. 发明申请

US20170046998A1 Shift Register and Driving Method Thereof, Gate Driving Circuit, Display Apparatus 有权
标题翻译：移位寄存器及其驱动方法，门驱动电路，显示装置
公开(公告)号：US20170046998A1
公开(公告)日：2017-02-16
申请号：US14911666
申请日：2015-07-28
申请人： BOE Technology Group Co., Ltd.
发明人： Yuanbo Zhang , Seung Woo Han , Yun Sik Im
IPC分类号： G09G3/20 , G11C19/28
CPC分类号： G09G3/2092 , G09G3/20 , G09G3/3266 , G09G3/3674 , G09G2300/0408 , G09G2300/0809 , G09G2310/0267 , G09G2310/0286 , G09G2310/08 , G11C19/28
摘要： A shift register and a driving method thereof, a gate driving circuit, and a display apparatus are provided. The shift register comprises: a first input module configured to pull up a potential of the first node under the effect of a signal received by the input terminal; an output terminal configured to pull up a potential of the output terminal under the effect of the potential of the first node; a reset module configured to pull down the potential of the first node under the effect of a signal received by the reset terminal; and an output pulling-down module configured to pull down the potential of the output terminal under the effect of a first clock signal; wherein the first the first input module, the output module, the output pulling-down module and the reset module are connected to the first node; and the shift register further comprises a second input module configured to connect the input terminal to the first node within operation time of the first input module and the output pulling-down module under the effect of the first clock signal. The shift register removes the pulling-down node, such that the number of the transistors can be reduced, which is advantageous to reduce the frame width occupied by the gate driving circuit.
摘要翻译：提供了移位寄存器及其驱动方法，门驱动电路和显示装置。移位寄存器包括：第一输入模块，被配置为在由输入端接收到的信号的作用下上拉第一节点的电位; 输出端子，被配置为在第一节点的电位的作用下上拉输出端子的电位; 复位模块，被配置为在由所述复位端子接收的信号的作用下拉下所述第一节点的电位; 以及输出下拉模块，被配置为在第一时钟信号的作用下下拉所述输出端子的电位; 其中所述第一输入模块，所述输出模块，所述输出拉出模块和所述复位模块中的所述第一输入模块连接到所述第一节点; 并且所述移位寄存器还包括第二输入模块，所述第二输入模块被配置为在所述第一时钟信号的影响下将所述输入端子连接到所述第一输入模块和所述输出下拉模块的操作时间内的所述第一节点。移位寄存器去除了下拉节点，使得可以减少晶体管的数量，这有利于减小栅极驱动电路占用的帧宽度。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式