会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • System and method for detecting mask data handling errors
    • 用于检测掩码数据处理错误的系统和方法
    • US08266553B1
    • 2012-09-11
    • US12141543
    • 2008-06-18
    • Bang-Thu NguyenYan WangHong-tsz PanXin Wu
    • Bang-Thu NguyenYan WangHong-tsz PanXin Wu
    • G06F17/50
    • G03F1/84
    • An integrated circuit device layout and a method for detecting mask data handling errors are disclosed in which integrated circuit device layout includes a device region in which operable circuitry is disposed. Integrated circuit device layout also includes a verification region in which verification elements are disposed. The verification elements include cells that are duplicates of at least some of the different types of cells in device region and can include structures that are duplicates of at least some of the types of structures in the device region. The patterns in verification region are used in the final verification process to identify mask data handling errors in a mask job deck. Because the patterns in verification region are easy to locate and identify, the time required to perform the final verification process is reduced and the chance of error in the final verification process is reduced.
    • 公开了一种用于检测掩模数据处理错误的集成电路器件布局和方法,其中集成电路器件布局包括其中设置可操作电路的器件区域。 集成电路装置布局还包括其中设置有验证元件的验证区域。 验证元件包括在设备区域中是至少一些不同类型的单元的重复的单元,并且可以包括在设备区域中至少一些类型的结构的重复的结构。 验证区域中的模式用于最终验证过程,以识别掩模工作台中的掩码数据处理错误。 由于验证区域中的模式易于定位和识别,所以执行最终验证过程所需的时间减少,并且最终验证过程中的错误机会减少。