专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20070294511A1 Programmable Processor Architecture 审中-公开
标题翻译：可编程处理器架构
公开(公告)号：US20070294511A1
公开(公告)日：2007-12-20
申请号：US11848023
申请日：2007-08-30
申请人： Amit Ramchandran , John Hauser
发明人： Amit Ramchandran , John Hauser
IPC分类号： G06F15/00
CPC分类号： G06F9/3877 , G06F1/3203 , G06F9/30014 , G06F9/30032 , G06F9/30036 , G06F9/3824 , G06F9/3828 , G06F9/3885 , G06F9/3895 , G06F15/781 , G06F15/7842 , G06F15/7867 , G06F15/8053
摘要： One embodiment of the present includes a heterogenous, high-performance, scalable processor having at least one W-type sub-processor capable of processing W bits in parallel, W being an integer value, at least one N-type sub-processor capable of processing N bits in parallel, N being an integer value wherein and smaller than W by a factor of two. The processor further includes a shared bus coupling the at least one W-type sub-processor and at least one N-type sub-processor and memory shared coupled to the at least one W-type sub-processor and the at least one N-type sub-processor, wherein the W-type sub-processor rearranges memory to accommodate execution of applications allowing for fast operations.
摘要翻译：本发明的一个实施例包括具有能够并行处理W比特的至少一个W型子处理器的异构高性能可扩展处理器，W是整数值，至少一个N型子处理器能够并行处理N位，N是小于W的整数值2。所述处理器还包括耦合所述至少一个W型子处理器的共享总线和耦合到所述至少一个W型子处理器和所述至少一个N-型子处理器的至少一个N型子处理器和存储器，型子处理器，其中W型子处理器重新排列存储器以适应允许快速操作的应用的执行。

2. 发明申请

US20060015703A1 Programmable processor architecture 有权
标题翻译：可编程处理器架构
公开(公告)号：US20060015703A1
公开(公告)日：2006-01-19
申请号：US11180068
申请日：2005-07-12
申请人： Amit Ramchandran , John Hauser
发明人： Amit Ramchandran , John Hauser
IPC分类号： G06F15/00
CPC分类号： G06F9/3877 , G06F1/3203 , G06F9/30014 , G06F9/30032 , G06F9/30036 , G06F9/3824 , G06F9/3828 , G06F9/3885 , G06F9/3895 , G06F15/781 , G06F15/7842 , G06F15/7867 , G06F15/8053
摘要： One embodiment of the present includes a heterogenous, high-performance, scalable processor having at least one W-type sub-processor capable of processing W bits in parallel, W being an integer value, at least one N-type sub-processor capable of processing N bits in parallel, N being an integer value wherein and smaller than W by a factor of two. The processor further includes a shared bus coupling the at least one W-type sub-processor and at least one N-type sub-processor and memory shared coupled to the at least one W-type sub-processor and the at least one N-type sub-processor, wherein the W-type sub-processor rearranges memory to accommodate execution of applications allowing for fast operations.
摘要翻译：本发明的一个实施例包括具有能够并行处理W比特的至少一个W型子处理器的异构高性能可扩展处理器，W是整数值，至少一个N型子处理器能够并行处理N位，N是小于W的整数值2。所述处理器还包括耦合所述至少一个W型子处理器的共享总线和耦合到所述至少一个W型子处理器和所述至少一个N-型子处理器的至少一个N型子处理器和存储器，型子处理器，其中W型子处理器重新排列存储器以适应允许快速操作的应用的执行。

3. 发明申请

US20070198901A1 CONFIGURABLE INTERFACE FOR CONNECTING VARIOUS CHIPSETS FOR WIRELESS COMMUNICATION TO A PROGRAMMABLE (MULTI-)PROCESSOR 审中-公开
标题翻译：用于将无线通信的各种连接器连接到可编程（多）处理器的可配置接口
公开(公告)号：US20070198901A1
公开(公告)日：2007-08-23
申请号：US11733707
申请日：2007-04-10
申请人： Amit Ramchandran , John Hauser , Adam Lins
发明人： Amit Ramchandran , John Hauser , Adam Lins
IPC分类号： H03M13/00
CPC分类号： G06F7/724 , G06F9/30032 , G06F9/30036 , G06F9/3877 , G06F9/3885 , H03M13/00 , H03M13/158 , H03M13/27 , H03M13/2957 , H03M13/6508 , H03M13/6569
摘要： Among the embodiments of the present invention, one of the embodiment thereof includes a heterogeneous, high-performance, scalable processor including at least one W-type sub-processor capable of processing W bits, or more, in parallel, W being an integer value, at least one N-type sub-processor capable of processing N bits in parallel, N being an integer value wherein and smaller than W, a shared bus coupling the at least one W-type sub-processor and at least one N-type sub-processor; and at least one Galois Field (GF) MAC coupled to communicate with the W-type sub-processor and the N-type sub-processor, wherein the W-type sub-processor rearranges bytes in transit to or from memory to accommodate execution of applications allowing for fast operations.
摘要翻译：在本发明的实施例中，其一个实施例包括异构的，高性能的，可扩展的处理器，包括至少一个能够处理W位或更多并行的W型子处理器，W是整数值至少一个能并行处理N个比特的N型子处理器，N是一个整数值，其中小于W，耦合至少一个W型子处理器的共享总线和至少一个N型子处理器以及耦合到与W型子处理器和N型子处理器通信的至少一个伽罗瓦域（GF）MAC，其中W型子处理器重新排列到存储器或从存储器传输的字节，以适应允许快速操作的应用程序。

4. 发明申请

US20060026578A1 Programmable processor architecture hirarchical compilation 审中-公开
标题翻译：可编程处理器架构编译
公开(公告)号：US20060026578A1
公开(公告)日：2006-02-02
申请号：US11195429
申请日：2005-08-02
申请人： Amit Ramchandran , John Hauser
发明人： Amit Ramchandran , John Hauser
IPC分类号： G06F9/45
CPC分类号： G06F9/3877 , G06F1/3203 , G06F9/30014 , G06F9/30032 , G06F9/30036 , G06F9/3824 , G06F9/3828 , G06F9/3885 , G06F9/3895 , G06F15/781 , G06F15/7842 , G06F15/7867 , G06F15/8053
摘要： One embodiment of the present includes a heterogenous, high-performance, scalable processor having at least one W-type sub-processor capable of processing W bits or greater in parallel, W being an integer value, at least one N-type sub-processor capable of processing N bits in parallel, N being an integer value wherein and smaller than W. A scenario compiler is included in a hierarchical flow of compilation and used with other compilation and assembler blocks to generate binary code based on different types of codes to allow for efficient processing based on the sub-processors while maintaining low power consumption when the binary code is executed.
摘要翻译：本发明的一个实施例包括具有至少一个能够并行处理W位或更大的W型子处理器的异质，高性能，可扩展的处理器，W是整数值，至少一个N型子处理器能够并行处理N位，N是小于W的整数值。场景编译器包含在编译的分级流中，并与其他编译和汇编程序块一起使用，以根据不同类型的代码生成二进制代码，以允许用于基于子处理器的有效处理，同时在执行二进制代码时保持低功耗。

5. 发明授权

US4296515A Fastening of shoe uppers for lasting 失效
标题翻译：紧固鞋面持久
公开(公告)号：US4296515A
公开(公告)日：1981-10-27
申请号：US157717
申请日：1980-06-09
申请人： John Hauser
发明人： John Hauser
IPC分类号： A43C11/22 , A43D11/10 , A43D5/00 , A43D9/00
CPC分类号： A43C11/22 , A43D11/10 , Y10T24/3726
摘要： A process for temporarily fastening the flaps of shoe uppers for a lasting step includes aligning pairs of opposed eyelets of the flaps, propelling one of a pair of substantially parallel legs of each of a plurality of generally U or H shaped fastening element through respective pairs of the aligned opposed eyelets and positioning the thus prepared upper on a last for a lasting operation. The substantially parallel legs of the fastening elements serve to maintain the flaps in connected relationship and are readily removed from the eyelets by severing of a bridge element which extends between and connects the legs.
摘要翻译：用于临时紧固鞋面的翼片以持续的步骤的过程包括对准翼片的相对的孔眼对，通过相应的成对的一对推动推动多个大致U形或H形紧固元件中的每一个的一对基本上平行的腿中的一个对准的相对的孔眼并将如此准备的上部定位在最后面以进行持久的操作。紧固元件的基本上平行的腿部用于将翼片保持在连接关系中，并且通过切断在腿部之间延伸并连接腿部的桥接元件容易地从孔眼移除。

6. 发明授权

US5900560A Corrosion resistant, high vanadium, powder metallurgy tool steel articles with improved metal to metal wear resistance and method for producing the same 失效
标题翻译：耐腐蚀，高钒，粉末冶金工具钢制品具有改善的金属与金属的耐磨性及其制造方法
公开(公告)号：US5900560A
公开(公告)日：1999-05-04
申请号：US124708
申请日：1998-07-29
申请人： Kenneth E. Pinnow , William Stasko , John Hauser
发明人： Kenneth E. Pinnow , William Stasko , John Hauser
IPC分类号： C22C33/02 , C22C33/00
CPC分类号： C22C33/0285 , B22F2998/10 , B22F2999/00
摘要： A high vanadium, powder metallurgy cold work tool steel article and method for production. The nickel, chromium, vanadium, and carbon plus nitrogen contents of the steel are controlled during production to achieve a desired combination of corrosion resistance, metal to metal wear resistance, and hardenability.
摘要翻译：高钒，粉末冶金冷作工具钢制品及其生产方法。钢的镍，铬，钒和碳加氮含量在生产过程中得到控制，以达到所需的耐腐蚀性，金属耐金属耐磨性和淬透性的组合。

7. 发明授权

US5679908A Corrosion resistant, high vanadium, powder metallurgy tool steel articles with improved metal to metal wear resistance and a method for producing the same 失效
标题翻译：具有改善的金属与金属耐磨性的耐腐蚀，高钒，粉末冶金工具钢制品及其制造方法
公开(公告)号：US5679908A
公开(公告)日：1997-10-21
申请号：US554376
申请日：1995-11-08
申请人： Kenneth Pinnow , William Stasko , John Hauser
发明人： Kenneth Pinnow , William Stasko , John Hauser
IPC分类号： B22F9/08 , C22C33/02 , C22C38/00 , C22C38/38 , C22C33/00
CPC分类号： C22C33/0285 , B22F9/082 , B22F2998/10 , B22F2999/00
摘要： A high vanadium, powder metallurgy cold work tool steel article and method for production. The chromium, vanadium, and carbon plus nitrogen contents of the steel are controlled during production to achieve a desired combination of corrosion resistance and metal to metal wear resistance.
摘要翻译：高钒，粉末冶金冷作工具钢制品及其生产方法。钢的铬，钒和碳加氮含量在生产过程中得到控制，以达到所需的耐腐蚀性和金属与金属耐磨性的组合。

8. 发明申请

US20140026538A1 TURBO CHARGER PRE-SPOOLER 审中-公开
公开(公告)号：US20140026538A1
公开(公告)日：2014-01-30
申请号：US13557875
申请日：2012-07-25
申请人： John Hauser , Andrew Ross
发明人： John Hauser , Andrew Ross
IPC分类号： F02D23/00 , B23P15/00 , F02B33/44
CPC分类号： F02B37/10 , F02B21/00 , F02D23/00 , Y02T10/144 , Y10T29/49245
摘要： A turbo charger for an internal combustion engine includes a turbo charger housing defining a spool axis and including an exhaust chamber having an exhaust inlet and an exhaust outlet. The turbo charger housing also defines an air compressor chamber having an air inlet and an air outlet. A spool is mounted within the turbo charger housing for rotation about the spool axis. The spool includes a spool shaft with an exhaust turbine wheel mounted at one end and an air compressor wheel coaxially mounted for common rotation at the opposite end of the spool shaft. A compressed gas injector is mounted to the exhaust chamber of the turbo charger housing for providing a compressed gas flow to the exhaust turbine wheel from a source external to the turbo charger housing in order to supplement power from the exhaust to rotate the spool.
摘要翻译：用于内燃机的涡轮增压器包括限定卷轴轴线的涡轮增压器壳体，并且包括具有排气入口和排气出口的排气室。涡轮增压器壳体还限定具有空气入口和空气出口的空气压缩机室。一个卷轴安装在涡轮增压器壳体内，用于围绕阀芯轴线旋转。阀芯包括一个卷轴，一个安装在一端的排气涡轮叶轮和同轴安装的空气压缩机叶轮，用于在卷筒轴的相对端共同旋转。压缩气体注入器安装到涡轮增压器壳体的排气室，用于从涡轮增压器壳体外部的源提供压缩气流到排气涡轮机叶轮，以便补充来自排气口的动力来旋转阀芯。

9. 发明申请

US20110274859A1 Fire starter 审中-公开
标题翻译：火起动器
公开(公告)号：US20110274859A1
公开(公告)日：2011-11-10
申请号：US12631858
申请日：2010-05-08
申请人： John Hauser
发明人： John Hauser
IPC分类号： B32B29/08 , B32B1/08
CPC分类号： B32B29/08 , B32B1/08 , B32B29/005 , B32B2250/02 , B32B2250/26 , B32B2307/30 , C10L11/06 , Y10T428/1303
摘要： Applicant desires patent protection for new and innovative fire starter composed of specially folded and shaped paper.
摘要翻译：申请人希望对由特殊折叠和成形的纸组成的新型和创新的起火发动机提供专利保护。

10. 发明授权

US07317958B1 Apparatus and method of additive synthesis of digital audio signals using a recursive digital oscillator 有权
标题翻译：使用递归数字振荡器对数字音频信号进行加法合成的装置和方法
公开(公告)号：US07317958B1
公开(公告)日：2008-01-08
申请号：US09521641
申请日：2000-03-08
申请人： Adrian Freed , Todd Hodes , John Hauser
发明人： Adrian Freed , Todd Hodes , John Hauser
IPC分类号： G06F17/00
CPC分类号： G10H1/08 , G10H7/02 , G10H2250/635
摘要： A method of performing additive synthesis of digital audio signals using a novel recursive digital oscillator includes the step of receiving digital audio signal frames wherein each digital audio signal frame includes a set of frequency, amplitude, and phase components represented as coefficients of variables in a mathematical expression. Each digital audio signal frame thereby includes a frequency coefficient representation. Converted frequency coefficients are formed by linearly re-mapping the bits of the frequency coefficient representation and adding range extension via a shift amount in order to bias audio reproduction accuracy toward low frequency signals. Additive synthesis is then performed with the converted frequency coefficients.
摘要翻译：使用新颖的递归数字振荡器执行数字音频信号的加法合成的方法包括接收数字音频信号帧的步骤，其中每个数字音频信号帧包括一组频率，幅度和相位分量，其表示为数学中的变量系数表达。因此，每个数字音频信号帧包括频率系数表示。转换频率系数通过线性重新映射频率系数表示的比特并经由移位量加上范围扩展来形成，以便将音频再现精度偏向低频信号。然后用转换后的频率系数进行加法合成。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式