专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US10936504B2 Apparatus and method for address translation and control of whether an access request is rejected based on an ownership table indicating an owner process for a block of physical addresses 有权
公开(公告)号：US10936504B2
公开(公告)日：2021-03-02
申请号：US15579665
申请日：2016-04-28
申请人： ARM Limited
发明人： Jason Parker , Richard Roy Grisenthwaite , Andrew Christopher Rose
IPC分类号： G06F12/10 , G06F12/1009 , G06F9/46 , G06F21/72 , G06F21/78 , G06F12/1036 , G06F12/14 , G06F12/1018
摘要： A data processing apparatus (20) comprises address translation circuitry (40) to translate a first address into a physical address directly identifying a corresponding location in a data store, and a table (50) comprising one or more entries indexed by the physical address, wherein at least one of the entries specifies the first address from which the corresponding physical address was translated by the address translation circuitry (40).

2. 发明授权

US10838877B2 Protected exception handling 有权
公开(公告)号：US10838877B2
公开(公告)日：2020-11-17
申请号：US15578340
申请日：2016-04-26
申请人： ARM LIMITED
发明人： Jason Parker , Richard Roy Grisenthwaite , Andrew Christopher Rose , Matthew Lucien Evans
IPC分类号： G06F12/14 , G06F9/46 , G06F12/02 , G06F9/50 , G06F9/48 , G06F9/455 , G06F11/07
CPC分类号： G06F12/1441 , G06F9/461 , G06F9/462 , G06F9/485 , G06F9/4806 , G06F9/5016 , G06F12/023 , G06F12/1425 , G06F9/45558 , G06F11/0793 , G06F2009/45583 , G06F2009/45587 , G06F2212/1044
摘要： A data processing system for processing data comprising: ownership circuitry to enforce ownership rights of memory regions, a given more privileged state memory region having a given owning process specified from among a plurality of processes, said given owning process having exclusive rights to control access to said given memory region; and context switching circuitry responsive to receipt of an interrupt to trigger a context switch from a first active process to a second active process whereby one or more items of state for use in restarting said first process is saved to one or more context data memory regions owned by said first process and one or more items of state accessible to said second process and dependent upon processing by said first process is overwritten prior to commencing execution of said second process.

3. 发明授权

US11314658B2 Apparatus and method including an ownership table for indicating owner processes for blocks of physical addresses of a memory 有权
公开(公告)号：US11314658B2
公开(公告)日：2022-04-26
申请号：US15574596
申请日：2016-04-28
申请人： ARM LIMITED
发明人： Jason Parker , Richard Roy Grisenthwaite , Andrew Christopher Rose
IPC分类号： G06F12/1036 , G06F12/02 , G06F12/14 , G06F12/10 , G06F9/455 , G06F12/1009
摘要： A data processing apparatus comprises processing circuitry to execute a plurality of processes. An ownership table comprises one or more entries each indicating, for a corresponding block of physical addresses, which of the processes is an owner process that has exclusive control of access to the corresponding block of physical addresses. A new process may be prevented from becoming an owner process until after successful completion of destructive overwriting. Ownership protection circuitry may detect a mismatch between an expected attribute, which is dependent on information in a page table entry, and an attribute specified in the ownership table. Each entry in the ownership table, for example, may indicate a level of encryption to be applied. Access control circuitry such as a memory management unit (MMU) may also determine whether an access request satisfies access permissions. The ownership table may also specify whether a higher privilege level process is allowed to access a block of physical addresses. A descriptor table may be used to store process state identifiers, where the process states may include invalid, prepare and execute states. The processes may comprise a hypervisor and/or a virtual machine (VM).

4. 发明授权

US10621103B2 Apparatus and method for handling write operations 有权
公开(公告)号：US10621103B2
公开(公告)日：2020-04-14
申请号：US15831609
申请日：2017-12-05
申请人： Arm Limited
发明人： Andrew Christopher Rose , Richard Roy Grisenthwaite , Ali Ghassan Saidi
IPC分类号： G06F12/0837 , G06F12/0891 , G06F12/126 , G06F12/0831 , G06F9/38 , G06F9/30 , G06F9/52 , G06F12/0804 , G06F9/46 , G06F12/0817 , G06F12/14
CPC分类号： G06F12/0891 , G06F9/30087 , G06F9/3857 , G06F9/526 , G06F12/0804 , G06F12/0831 , G06F12/0837 , G06F12/126 , G06F9/3863 , G06F9/467 , G06F12/0817 , G06F12/1466 , G06F2212/1016 , G06F2212/1041 , G06F2212/1056 , G06F2212/163
摘要： An apparatus and method are provided for handling write operations. The apparatus has a first processing device for executing a sequence of instructions, where the sequence comprises at least one instruction to activate a software protocol to establish an ownership right for writing data to a first memory region, and at least one write instruction executed following establishment of the ownership right, in order to perform one or more write operations to output write data for storage in at least one memory location within the first memory region. A writeback cache associated with the first processing device is used to store the write data output during the one or more write operations. Coherency circuitry is coupled to the writeback cache and to at least one further cache associated with at least one further processing device. The first processing device is responsive to a trigger event to initiate a clean operation in order to cause the write data to be written from the writeback cache to memory. Further, the coherency circuitry is responsive to the clean operation to interact with the at least one further cache to implement a hardware protocol in order to make the write data visible to the at least one further processing device. This can provide a very efficient and cost effective mechanism for implementing cache coherency in certain systems.

5. 发明授权

US10359831B2 Cache power management 有权
公开(公告)号：US10359831B2
公开(公告)日：2019-07-23
申请号：US15447866
申请日：2017-03-02
申请人： ARM Limited
发明人： Ashley John Crawford , Andrew Christopher Rose , Tessil Thomas , David Guillen Fandos
IPC分类号： G06F1/3225 , G06F1/3234 , G06F1/3287 , G06F1/3296
摘要： A method of operating a cache and corresponding apparatus are provided. The cache is capable of being only partially powered, and a decision to reduce the proportion of the cache which is currently powered is made based on calculating a memory bandwidth equivalent of expending the current active cache leakage power on memory access. The cache hit bandwidth is compared against this memory bandwidth equivalent and when the cache hit bandwidth is less than the memory bandwidth equivalent, the proportion of the cache which is currently powered is reduced. A analogous decision may also be made and based on calculating a cache hit bandwidth equivalent for an increment increase in cache leakage power, and when the cache miss bandwidth exceeds the cache hit bandwidth equivalent, the proportion of the cache which is currently powered is increased.

6. 发明授权

US08924615B2 Communication of message signalled interrupts 有权
标题翻译：消息信号中断的通信
公开(公告)号：US08924615B2
公开(公告)日：2014-12-30
申请号：US13661456
申请日：2012-10-26
申请人： ARM Limited
发明人： Richard Roy Grisenthwaite , Anthony Jebson , Andrew Christopher Rose , Matthew Lucien Evans
IPC分类号： G06F13/26 , G06F13/24
CPC分类号： G06F13/26 , G06F13/24
摘要： A global interrupt number space 38 is provided for use in message signalled interrupts. Interrupt destinations 10, 12, 14, 16 are provided with pending interrupt caches 24 with either backing storage provided by global pending status memory 34 shared by all the caches or separate individual pending status memories 56. The interrupt number space may be divided into regions with programmable mapping data being used to indicate which interrupt destinations are responsible for which regions. When interrupts are migrated from one interrupt destination to another, then such programmable mapping data is updated. Pending interrupts may be flushed back to the global pending status memory 34 during the reassignment process such that this pending interrupt data may be picked up by the newly responsible interrupt destination.
摘要翻译：提供全局中断号码空间38用于消息信号中断。中断目的地10,12,14,16提供有等待中断高速缓存24，其中由全局挂起状态存储器34提供的后备存储器由全部高速缓存或独立的各个未决状态存储器56共享。中断号码空间可以被划分为具有可编程映射数据用于指示哪些中断目的地负责哪些区域。当中断从一个中断目的地迁移到另一个中断时，这种可编程映射数据被更新。在重新分配过程期间，待处理的中断可以被刷新回到全局挂起状态存储器34，使得该待决中断数据可以被新负责的中断目的地拾取。

7. 发明授权

US10558590B2 Secure initialisation 有权
公开(公告)号：US10558590B2
公开(公告)日：2020-02-11
申请号：US15574938
申请日：2016-04-26
申请人： ARM LIMITED
发明人： Jason Parker , Richard Roy Grisenthwaite , Andrew Christopher Rose , Matthew Lucien Evans
IPC分类号： G06F12/14 , G06F12/06
摘要： A data processing system for processing data using a memory having a plurality of memory regions, a given memory region within said plurality of memory regions having an associated owning process having exclusive rights to control access to said given memory region, said system comprising: a security controller to: receive a request to initialise a guest execution environment; claim one or more regions of memory to be owned by said security controller; store executable program code of said guest execution environment within said one or more regions of memory; and transfer ownership of said one or more regions to said guest execution environment.

8. 发明申请

US20190171573A1 APPARATUS AND METHOD FOR HANDLING WRITE OPERATIONS 审中-公开
公开(公告)号：US20190171573A1
公开(公告)日：2019-06-06
申请号：US15831609
申请日：2017-12-05
申请人： Arm Limited
发明人： Andrew Christopher Rose , Richard Roy Grisenthwaite , Ali Ghassan Saidi
IPC分类号： G06F12/0891 , G06F12/126 , G06F12/0831 , G06F9/30 , G06F9/38
摘要： An apparatus and method are provided for handling write operations. The apparatus has a first processing device for executing a sequence of instructions, where the sequence comprises at least one instruction to activate a software protocol to establish an ownership right for writing data to a first memory region, and at least one write instruction executed following establishment of the ownership right, in order to perform one or more write operations to output write data for storage in at least one memory location within the first memory region. A writeback cache associated with the first processing device is used to store the write data output during the one or more write operations. Coherency circuitry is coupled to the writeback cache and to at least one further cache associated with at least one further processing device. The first processing device is responsive to a trigger event to initiate a clean operation in order to cause the write data to be written from the writeback cache to memory. Further, the coherency circuitry is responsive to the clean operation to interact with the at least one further cache to implement a hardware protocol in order to make the write data visible to the at least one further processing device. This can provide a very efficient and cost effective mechanism for implementing cache coherency in certain systems.

9. 发明授权

US09619387B2 Invalidating stored address translations 有权
公开(公告)号：US09619387B2
公开(公告)日：2017-04-11
申请号：US14186091
申请日：2014-02-21
申请人： ARM LIMITED
发明人： Matthew L. Evans , Hakan Lars-Goran Persson , Jason Parker , Gareth Stockwell , Andrew Christopher Rose
IPC分类号： G06F12/08 , G06F12/10 , G06F9/30 , G06F12/0831 , G06F12/1009 , G06F12/109 , G06F12/1027
CPC分类号： G06F12/0833 , G06F9/3004 , G06F12/1009 , G06F12/1027 , G06F12/1036 , G06F12/109 , G06F2212/1016 , G06F2212/65 , G06F2212/683
摘要： A data processing apparatus and a method of processing data are disclosed, in which address translations between first addresses used in a first addressing system and second addresses used in a second addressing system are locally stored. Each stored address translation is stored with a corresponding identifier. In response to an invalidation command to perform an invalidation process on a selected stored address translation the selected stored address translation is invalidated, wherein the selected stored address translation is identified in the invalidation command by a specified first address and a specified identifier. The invalidation process is further configured by identifier grouping information which associates more than one identifier together as a group of identifiers, and the invalidation process is applied to all stored address translations which match the specified first address and which match any identifier in the group of identifiers to which the specified identifier belongs.

10. 发明授权

US10802729B2 Apparatus and method for sharing pages including enforcing ownership rights independently of privilege level 有权
公开(公告)号：US10802729B2
公开(公告)日：2020-10-13
申请号：US15574549
申请日：2016-04-26
申请人： ARM LIMITED
发明人： Jason Parker , Richard Roy Grisenthwaite , Andrew Christopher Rose
IPC分类号： G06F3/06 , G06F9/455 , G06F12/1009 , G06F12/14
摘要： A data processing system comprises ownership circuitry to enforce ownership rights of memory regions within a physical memory address space. A given memory region has a given owning process specified from among a plurality of processes and independently of privilege level. The given owning process has rights to control access to the given memory region. The given owning process designates the given memory region as one of: private to the given owning process and shared between the given owning process and at least one further source of memory access requests. A given owning process may deny access to the given memory region to a process having a greater level of privilege than the given owning process. Data stored within the given memory region may be destructively overwritten, and completion of the overwriting may be tracked by overwrite tracking hardware to ensure completion of the overwriting before the new owner obtains rights to control access.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式