会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Duty cycle correction systems and methods
    • 占空比校正系统和方法
    • US07940103B2
    • 2011-05-10
    • US12400495
    • 2009-03-09
    • Yasuo SatohEric Booth
    • Yasuo SatohEric Booth
    • H03K3/017
    • H03K5/1565H03L7/0805H03L7/0812H03L7/087
    • Duty cycle correction systems and methods of adjusting duty cycles are provided. One such duty cycle correction system includes a duty cycle adjustor and a variable delay line coupled to the output of the duty cycle adjustor. First and second phase detectors have first inputs coupled to the output of the duty cycle adjustor through an inverter and second inputs coupled to the output of the variable delay line. The phase detectors cause the delay line to align rising or falling edges of signals at the output of the delay line with rising or falling edges, respectively, of signals at the output of the inverter. The controller simultaneously causes the duty cycle adjustor to adjust the duty cycle of the output clock signal until the rising and falling edges of signals at the output of the delay line are aligned with rising and falling edges, respectively, of signals at the output of the inverter.
    • 提供了占空比校正系统和调整占空比的方法。 一个这样的占空比校正系统包括一个占空比调节器和一个与占空比调节器输出端耦合的可变延迟线。 第一和第二相位检测器具有通过反相器耦合到占空比调节器的输出的第一输入端和耦合到可变延迟线的输出的第二输入端。 相位检测器使延迟线在延迟线的输出端分别与反相器输出端的信号的上升沿或下降沿对齐信号的上升沿或下降沿。 控制器同时使占空比调节器调整输出时钟信号的占空比,直到延迟线输出端的信号的上升沿和下降沿分别与输出端的信号的上升沿和下降沿对齐 逆变器。
    • 3. 发明授权
    • Variable resistance logic
    • 可变电阻逻辑
    • US07511644B2
    • 2009-03-31
    • US11780963
    • 2007-07-20
    • Yasuo Satoh
    • Yasuo Satoh
    • H03M7/20
    • G11C7/1051G11C7/1057G11C7/1078G11C7/1084
    • A system comprising a control logic that generates a code having n digits, a translation logic coupled to the control logic that translates the code to a new code having greater than n digits, and a variable resistance logic coupled to the translation logic and comprising greater than n semiconductor devices. A resistance associated with the variable resistance logic depends on activation statuses of the semiconductor devices. The translation logic adjusts at least some of the semiconductor devices in accordance with the new code.
    • 一种系统,包括产生具有n位的代码的控制逻辑,耦合到所述控制逻辑的转换逻辑,所述控制逻辑将所述代码转换为具有大于n位的新代码,以及耦合到所述翻译逻辑的可变电阻逻辑,并且包括大于 n半导体器件。 与可变电阻逻辑相关联的电阻取决于半导体器件的激活状态。 翻译逻辑根据新的代码来调整至少一些半导体器件。
    • 5. 发明申请
    • Ethylened polymer and molded object obtained therefrom
    • 乙烯化聚合物和由其得到的成型体
    • US20060135712A1
    • 2006-06-22
    • US10539038
    • 2003-12-15
    • Yasuo SatohMamoru TakahashiHideki BandoYoshiho SonobeYasushi Nakayama
    • Yasuo SatohMamoru TakahashiHideki BandoYoshiho SonobeYasushi Nakayama
    • C08F4/44
    • C08F10/00C08F4/65916C08F4/65927C08F4/65912
    • An ethylene-based polymer which is an ethylene/C4 to C10 α-olefin copolymer and satisfies the following requirements [k1] to [k3]: [k1] melt flow rate (MFR) under a loading of 2.16 kg at 190° C. is in the range of 1.0 to 50 g/10 minutes; [k2] LNR defined as a scale of neck-in upon film molding is in the range of 0.6 to 1.4; and [k3] take-up speed at break [DS (m/min)] at 160° C. and melt flow rate (MFR) satisfy the following relationship (Eq-1): 12×MFR0.577≦DS≦165×MFR0.577 (Eq-1), and a thermoplastic resin composition containing the ethylene-based polymer, provide a molded product, preferably a film, excellent in moldability and mechanical strength. The ethylene-based polymer can be efficiently obtained by polymerization in the presence of an olefin polymerization catalyst formed from a solid carrier, (A) a solid transition metal catalyst component obtained by contacting (a) a compound of a transition metal of the group 4 in the periodic table, containing at least one ligand having a cyclopentadienyl skeleton, (b) an organoaluminum oxy compound, (c) a multifunctional organic halide, and if necessary (d) an organoaluminum compound, and if necessary (B) organoaluminum compound.
    • 乙烯基聚合物是乙烯/ C 4〜C 10α-烯烃共聚物,满足以下要求[k1]〜[k3]:[k1]在190℃下2.16kg负载下的熔体流动速率(MFR) 在1.0〜50g / 10分钟的范围内; [k2]在膜成型时定义为颈缩尺度的LNR在0.6至1.4的范围内; 和[k3]在160℃下的卷取速度[DS(m / min)],熔体流动速率(MFR)满足以下关系式(Eq-1):12xMFR 0.577 < (式-1),含有乙烯类聚合物的热塑性树脂组合物提供成型性和机械强度优异的成型品,优选为薄膜。 通过在由固体载体形成的烯烃聚合催化剂的存在下聚合可有效获得乙烯类聚合物,(A)通过使(a)第4族过渡金属的化合物 在周期表中,含有至少一种具有环戊二烯基骨架的配体,(b)有机铝氧化合物,(c)多官能有机卤化物,以及必要时(d)有机铝化合物,以及必要时(B)有机铝化合物。
    • 8. 发明授权
    • Duty cycle correction systems and methods
    • 占空比校正系统和方法
    • US08466726B2
    • 2013-06-18
    • US13420459
    • 2012-03-14
    • Yasuo SatohEric Booth
    • Yasuo SatohEric Booth
    • H03K3/017
    • H03K5/1565H03L7/0805H03L7/0812H03L7/087
    • Duty cycle correction systems and methods of adjusting duty cycles are provided. One such duty cycle correction system includes a duty cycle adjustor and a variable delay line coupled to the duty cycle adjustor. First and second phase detectors have first inputs coupled to the duty cycle adjustor through an inverter and second inputs coupled to the variable delay line. The phase detectors cause the delay line to align rising or falling edges of signals at the output of the delay line with rising or falling edges, respectively, of signals at the output of the inverter. The controller simultaneously causes the duty cycle adjustor to adjust the duty cycle of the output clock signal until the rising and falling edges of signals at the output of the delay line are aligned with rising and falling edges, respectively, of signals at the output of the inverter.
    • 提供了占空比校正系统和调整占空比的方法。 一个这种占空比校正系统包括一个占空比调节器和一个与占空比调节器耦合的可变延迟线。 第一和第二相位检测器具有通过反相器耦合到占空比调节器的第一输入端和耦合到可变延迟线的第二输入端。 相位检测器使延迟线在延迟线的输出端分别与反相器输出端的信号的上升沿或下降沿对齐信号的上升沿或下降沿。 控制器同时使占空比调节器调整输出时钟信号的占空比,直到延迟线输出端的信号的上升沿和下降沿分别与输出端的信号的上升沿和下降沿对齐 逆变器。
    • 10. 发明授权
    • Duty cycle correction systems and methods
    • 占空比校正系统和方法
    • US08143928B2
    • 2012-03-27
    • US13098154
    • 2011-04-29
    • Yasuo SatohEric Booth
    • Yasuo SatohEric Booth
    • H03K3/017
    • H03K5/1565H03L7/0805H03L7/0812H03L7/087
    • Duty cycle correction systems and methods of adjusting duty cycles are provided. One such duty cycle correction system includes a duty cycle adjustor and a variable delay line coupled to the output of the duty cycle adjustor. First and second phase detectors have first inputs coupled to the output of the duty cycle adjustor through an inverter and second inputs coupled to the output of the variable delay line. The phase detectors cause the delay line to align rising or falling edges of signals at the output of the delay line with rising or falling edges, respectively, of signals at the output of the inverter. The controller simultaneously causes the duty cycle adjustor to adjust the duty cycle of the output clock signal until the rising and falling edges of signals at the output of the delay line are aligned with rising and falling edges, respectively, of signals at the output of the inverter.
    • 提供了占空比校正系统和调整占空比的方法。 一个这样的占空比校正系统包括一个占空比调节器和一个与占空比调节器输出端耦合的可变延迟线。 第一和第二相位检测器具有通过反相器耦合到占空比调节器的输出的第一输入端和耦合到可变延迟线的输出的第二输入端。 相位检测器使延迟线在延迟线的输出端分别与反相器输出端的信号的上升沿或下降沿对齐信号的上升沿或下降沿。 控制器同时使占空比调节器调整输出时钟信号的占空比,直到延迟线输出端的信号的上升沿和下降沿分别与输出端的信号的上升沿和下降沿对齐 逆变器。