会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明申请
    • Inspecting method, inspecting apparatus, and method of manufacturing semiconductor device
    • 检查方法,检查装置以及制造半导体器件的方法
    • US20070041631A1
    • 2007-02-22
    • US11397852
    • 2006-04-05
    • Atsuo FushidaYasuo MatsumiyaYasuhiro SuzukiAkihiro Shimada
    • Atsuo FushidaYasuo MatsumiyaYasuhiro SuzukiAkihiro Shimada
    • G06K9/00
    • H01L22/12H01L2924/0002H01L2924/00
    • An inspecting method increases the accuracy of a DSA for thereby increasing the yield of semiconductor devices which are manufactured. For performing a DSA using the data of a defect inspecting process obtained when wiring patterns are formed on a wafer and the dada of a VC inspecting process performed after the wiring patterns are formed, a rectangular DSA area is established in surrounding relation to a wiring pattern in which a nonconductive area is detected, based on the shape of the wiring pattern. For example, if three defects are detected in the defect inspecting process, then it is possible to select only at least one of those defects which affects the wiring pattern in the DSA area. Since fabrication steps can appropriately be evaluated based on the selected defect, suitable necessary actions or countermeasures may be taken for any problematic fabrication step based on the evaluation of the fabrication steps, so that high-performance, high-quality semiconductor devices can be manufactured.
    • 检查方法提高DSA的精度,从而提高制造的半导体器件的产量。 为了使用在晶片上形成布线图案时获得的缺陷检查处理的数据和在形成布线图案之后执行的VC检查处理的数据来执行DSA,建立与布线图案相关的矩形DSA区域 其中基于布线图案的形状检测非导电区域。 例如,如果在缺陷检查过程中检测到三个缺陷,则可以仅选择影响DSA区域中的布线图案的那些缺陷中的至少一个。 由于可以基于所选择的缺陷来适当地评估制造步骤,所以可以基于制造步骤的评估对任何有问题的制造步骤采取适当的必要动作或对策,从而可以制造高性能,高质量的半导体器件。
    • 5. 发明授权
    • Process of growing conductive layer from gas phase
    • 从气相生长导电层的工艺
    • US6159854A
    • 2000-12-12
    • US455520
    • 1995-05-31
    • Nobuyuki OhtsukaYasuo MatsumiyaKuninori Kitahara
    • Nobuyuki OhtsukaYasuo MatsumiyaKuninori Kitahara
    • C23C16/18C23C16/20H01L21/285H01L21/3205H01L21/768H01L21/44
    • H01L21/76838C23C16/18C23C16/20H01L21/28556H01L21/32051H01L21/76879
    • A process of growing a conductive layer on a substrate by a chemical reaction of a source gas on the substrate includes preparing a substrate having an area covered with a coating layer of a material different from a material of the substrate and an area not covered with the coating layer; supplying a first source gas onto the substrate and causing a chemical reaction of the first source gas to occur on the substrate only in the area not covered with the coating layer, thereby selectively growing a first conductive layer on the substrate only in the area not covered with the coating layer; terminating the supplying of the first source gas; and supplying a second source gas onto the substrate and causing a chemical reaction of the second source gas to occur on both of the first conductive layer and the coating layer, thereby unselective growing a second conductive layer of the same conductive material as the first conductive layer, on both of the first conductive layer and the coating layer. A chemical vapor deposition process for growing a conductive layer, includes maintaining, in a container, an amount of a source liquid containing at least one of constituent elements of the conductive layer; introducing the source liquid from the container and a heated carrier gas into a vaporizer vaporizing the source liquid by heating to generate a source gas in the vaporizer; and supplying from the vaporizer the source gas together with the heated carrier gas immediately into a reactor for chemical vapor deposition.
    • 通过源气体在衬底上的化学反应在衬底上生长导电层的工艺包括制备具有覆盖有不同于衬底的材料的材料的涂层的区域的衬底和未覆盖 涂层; 将第一源气体供应到基板上,并且仅在未覆盖涂层的区域中仅在基板上发生第一源气体的化学反应,从而仅在未覆盖的区域中在基板上选择性地生长第一导电层 与涂层; 终止第一源气体的供给; 并且将第二源气体供应到所述基板上,并且使所述第二源气体在所述第一导电层和所述涂层两者上发生化学反应,从而选择性地生长与所述第一导电层相同的导电材料的第二导电层 ,在第一导电层和涂层两者上。 用于生长导电层的化学气相沉积工艺包括在容器中保持含有导电层的构成元素中的至少一个的源液体的量; 将来自容器的源液体和加热的载气引入蒸发器中,通过加热蒸发源液体,以在蒸发器中产生源气体; 并且将来自气化器的源气体与加热的载体气体一起供应到用于化学气相沉积的反应器中。
    • 6. 发明授权
    • Defect source analysis method, defect source analysis apparatus, and method of manufacturing semiconductor device
    • 缺陷源分析方法,缺陷源分析装置和半导体器件制造方法
    • US08073241B2
    • 2011-12-06
    • US11397852
    • 2006-04-05
    • Atsuo FushidaYasuo MatsumiyaYasuhiro SuzukiAkihiro Shimada
    • Atsuo FushidaYasuo MatsumiyaYasuhiro SuzukiAkihiro Shimada
    • G06K9/00H01L21/66
    • H01L22/12H01L2924/0002H01L2924/00
    • An inspecting method increases the accuracy of a DSA (Defect Source Analysis) for thereby increasing the yield of semiconductor devices which are manufactured. For performing a DSA using data of a defect inspecting process obtained when wiring patterns are formed on a wafer and data of a VC (Voltage Contrast) inspecting process performed after the wiring patterns are formed, a rectangular DSA area is established in relation to a wiring pattern in which a nonconductive area is detected, based on the shape of the wiring pattern. For example, if three defects are detected in the defect inspecting process, then it is possible to select only at least one of those defects which affects the wiring pattern in the DSA area. Since fabrication steps can appropriately be evaluated based on the selected defect, suitable actions may be taken for any problematic fabrication step based on the evaluation of the fabrication steps.
    • 检查方法提高了DSA(缺陷源分析)的精度,从而提高了所制造的半导体器件的产量。 为了使用在晶片上形成布线图案时获得的缺陷检查处理的数据和在形成布线图案之后执行的VC(电压对比度)检查处理的数据来执行DSA,建立与布线相关的矩形DSA区域 基于布线图案的形状检测不导电区域的图案。 例如,如果在缺陷检查过程中检测到三个缺陷,则可以仅选择影响DSA区域中的布线图案的那些缺陷中的至少一个。 由于可以基于所选择的缺陷来适当地评估制造步骤,所以可以基于制造步骤的评估对任何有问题的制造步骤采取适当的动作。
    • 7. 发明授权
    • Semiconductor device including wiring connection testing structure
    • 半导体器件包括接线连接测试结构
    • US07592623B2
    • 2009-09-22
    • US11115411
    • 2005-04-27
    • Yasuo Matsumiya
    • Yasuo Matsumiya
    • H01L23/58
    • H01L22/34H01L2924/0002H01L2924/00
    • A semiconductor device includes a substrate, a semiconductor element formed on the substrate, and a wiring connection testing structure which is formed on the substrate and which includes an electron beam irradiation area where an electron beam is irradiated so that a wiring connection is tested. The wiring connection testing structure includes an insulation layer formed on the substrate, a plurality of first pattern wirings which are formed on the insulation layer in parallel and which include the electron beam irradiation area, a second pattern wiring formed between the first pattern wirings, a third pattern wiring which is formed on a lower layer of the second pattern wiring and which is connected to the second pattern wiring, and a fourth pattern wiring which is formed on an upper layer of the third pattern wiring, is connected to the third pattern wiring, and has the electron beam irradiation area.
    • 半导体器件包括衬底,形成在衬底上的半导体元件和形成在衬底上并且包括电子束照射区域的电子束照射区域的布线连接测试结构,其中电子束被照射以便测试接线连接。 布线连接测试结构包括形成在基板上的绝缘层,多个第一图案布线,其平行地形成在绝缘层上并且包括电子束照射区域,形成在第一图案布线之间的第二图案布线, 形成在第二图案布线的下层并连接到第二图案布线的第三图案布线和形成在第三图案布线的上层上的第四图案布线连接到第三图案布线 ,并具有电子束照射区域。
    • 9. 发明申请
    • Semiconductor device, device forming substrate, wiring connection testing method, and manufacturing method of the semiconductor device
    • 半导体装置,器件形成基板,布线连接试验方法以及半导体装置的制造方法
    • US20060175607A1
    • 2006-08-10
    • US11115411
    • 2005-04-27
    • Yasuo Matsumiya
    • Yasuo Matsumiya
    • H01L21/66H01L23/58
    • H01L22/34H01L2924/0002H01L2924/00
    • A semiconductor device includes a substrate, a semiconductor element formed on the substrate, and a wiring connection testing structure which is formed on the substrate and which includes an electron beam irradiation area where an electron beam is irradiated so that a wiring connection is tested. The wiring connection testing structure includes an insulation layer formed on the substrate, a plurality of first pattern wirings which are formed on the insulation layer in parallel and which include the electron beam irradiation area, a second pattern wiring formed between the first pattern wirings, a third pattern wiring which is formed on a lower layer of the second pattern wiring and which is connected to the second pattern wiring, and a fourth pattern wiring which is formed on an upper layer of the third pattern wiring, is connected to the third pattern wiring, and has the electron beam irradiation area.
    • 半导体器件包括衬底,形成在衬底上的半导体元件和形成在衬底上并且包括电子束照射区域的电子束照射区域的布线连接测试结构,其中电子束被照射以便测试接线连接。 布线连接测试结构包括形成在基板上的绝缘层,多个第一图案布线,其平行地形成在绝缘层上并且包括电子束照射区域,形成在第一图案布线之间的第二图案布线, 形成在第二图案布线的下层并连接到第二图案布线的第三图案布线和形成在第三图案布线的上层上的第四图案布线连接到第三图案布线 ,并具有电子束照射区域。