会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Semiconductor device with multilayer interconnection structure
    • 具有多层互连结构的半导体器件
    • US07518243B2
    • 2009-04-14
    • US11070165
    • 2005-03-03
    • Yoshitake Tokumine
    • Yoshitake Tokumine
    • H01L23/48H01L23/52H01L29/40
    • H01L23/5226H01L23/5222H01L23/5223H01L2924/0002H01L2924/00
    • A semiconductor device with a multilayer interconnection structure comprises a semiconductor substrate, a plurality of metal wiring layers provided on the semiconductor device and electrically insulated from the upper and lower layers by an interlayer insulation film, and via holes penetrating through the interlayer insulation film and connecting the wirings of the first metal wiring layer and the second metal wiring layer positioned above the first metal wiring layer. And, potential of predetermined wiring of the first metal wiring layer is electrically floating from the semiconductor substrate, and a capacitance value between the wiring of the first metal wiring layer and the semiconductor substrate per one via provided on the predetermined wiring of the first metal wiring layer is a predetermined value or less. Thereby, in the semiconductor device with a multilayer interconnection structure comprising a plurality of metal wiring, a conduction failure caused by a high resistance layer which can be created at the time of via formation can be reduced.
    • 具有多层互连结构的半导体器件包括半导体衬底,设置在半导体器件上并通过层间绝缘膜与上层和下层电绝缘的多个金属布线层以及穿过层间绝缘膜和连接 所述第一金属布线层和所述第二金属布线层的布线位于所述第一金属布线层的上方。 并且,第一金属布线层的预定布线的电位从半导体衬底电浮置,并且设置在第一金属布线的预定布线上的每一个通孔中的第一金属布线层和半导体衬底的布线之间的电容值 层是预定值以下。 因此,在具有包含多个金属布线的多层互连结构的半导体器件中,可以减少由通孔形成时产生的高电阻层导致的导通故障。
    • 3. 发明申请
    • Semiconductor device with multilayer interconnection structure
    • 具有多层互连结构的半导体器件
    • US20050194679A1
    • 2005-09-08
    • US11070165
    • 2005-03-03
    • Yoshitake Tokumine
    • Yoshitake Tokumine
    • H01L21/768H01L21/3205H01L21/4763H01L21/82H01L23/52
    • H01L23/5226H01L23/5222H01L23/5223H01L2924/0002H01L2924/00
    • A semiconductor device with a multilayer interconnection structure comprises a semiconductor substrate, a plurality of metal wiring layers provided on the semiconductor device and electrically insulated from the upper and lower layers by an interlayer insulation film, and via holes penetrating through the interlayer insulation film and connecting the wirings of the first metal wiring layer and the second metal wiring layer positioned above the first metal wiring layer. And, potential of predetermined wiring of the first metal wiring layer is electrically floating from the semiconductor substrate, and a capacitance value between the wiring of the first metal wiring layer and the semiconductor substrate per one via provided on the predetermined wiring of the first metal wiring layer is a predetermined value or less. Thereby, in the semiconductor device with a multilayer interconnection structure comprising a plurality of metal wiring, a conduction failure caused by a high resistance layer which can be created at the time of via formation can be reduced.
    • 具有多层互连结构的半导体器件包括半导体衬底,设置在半导体器件上并通过层间绝缘膜与上层和下层电绝缘的多个金属布线层以及穿过层间绝缘膜和连接 所述第一金属布线层和所述第二金属布线层的布线位于所述第一金属布线层的上方。 并且,第一金属布线层的预定布线的电位从半导体衬底电浮置,并且设置在第一金属布线的预定布线上的每一个通孔中的第一金属布线层和半导体衬底的布线之间的电容值 层是预定值以下。 因此,在具有包含多个金属布线的多层互连结构的半导体器件中,可以减少由通孔形成时产生的高电阻层导致的导通故障。