会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Systems and Methods of Smooth Light Load Operation in a DC/DC Converter
    • DC / DC转换器平滑轻载操作的系统与方法
    • US20120038331A1
    • 2012-02-16
    • US12854097
    • 2010-08-10
    • Wenkai WuWeidong ZhuHal ChenXuening Li
    • Wenkai WuWeidong ZhuHal ChenXuening Li
    • G05F1/10
    • H02M3/1588H02M2001/0032Y02B70/1466Y02B70/16
    • Systems and devices for smooth light load operation in a DC/DC converter are presented. The disclosed systems and methods enable smooth discontinuous conduction mode (DCM)/continuous conduction mode (CCM) transition. The disclosed systems and methods of smooth light load operation in a DC/DC converter may also avoid the generation of sub-harmonics during light load operation. In an example embodiment, a rising ramp is used to control the ON time of the converter oscillator, while a falling ramp controls the OFF time. During DCM operation, the minimum value of the falling ramp is clamped. The clamping of the falling ramp ensures a substantially similar level of the error amplifier output in both CCM and DCM and avoids disturbances caused by a difference in the error amplifier outputs between the modes.
    • 介绍了在DC / DC转换器中平滑轻载操作的系统和设备。 所公开的系统和方法实现了平滑的不连续导通模式(DCM)/连续导通模式(CCM)转换。 所公开的在DC / DC转换器中平滑轻载操作的系统和方法也可以避免在轻负载操作期间产生次谐波。 在示例实施例中,上升斜坡用于控制转换器振荡器的导通时间,而下降斜坡控制OFF时间。 在DCM操作期间,下降斜坡的最小值被钳位。 下降斜坡的钳位确保CCM和DCM中误差放大器输出的电平基本相似,并避免由模式之间误差放大器输出的差异引起的干扰。
    • 2. 发明授权
    • Discontinuous conduction mode pulse-width modulation
    • 不连续导通模式脉宽调制
    • US07872456B2
    • 2011-01-18
    • US12335923
    • 2008-12-16
    • Xuening LiWei DongLin Sheng
    • Xuening LiWei DongLin Sheng
    • G05F1/613G05F1/00
    • H02M3/1588Y02B70/1466
    • One embodiment of the invention includes a power regulator system. The system includes a switching system configured to generate an output voltage across a load based on a high-side switch coupling a power voltage to an output at an edge-trigger of a PWM control signal having an activation pulse-width of the high-side switch. The system also includes a switch driver system configured to set a duty-cycle of the PWM control signal such that the activation pulse-width of the PWM control signal is based on the power regulator system operating in one of a continuous conduction mode (CCM) and a discontinuous conduction mode (DCM). The edge-trigger of the PWM control signal can occur based on a relative magnitude of the output voltage and the power voltage while operating in the DCM.
    • 本发明的一个实施例包括功率调节器系统。 该系统包括:开关系统,被配置为基于在具有高侧的激活脉冲宽度的PWM控制信号的边沿触发处将电源电压耦合到输出的高侧开关来产生负载两端的输出电压 开关。 该系统还包括一个开关驱动器系统,其配置为设置PWM控制信号的占空比,使得PWM控制信号的激活脉冲宽度基于以连续导通模式(CCM)中的一个工作的功率调节器系统, 和不连续导通模式(DCM)。 PWM控制信号的边沿触发可以基于在DCM中工作时的输出电压和电源电压的相对幅度进行。
    • 4. 发明授权
    • Distributing time slots in parallel configured, switching power supplies
    • 分配时隙并行配置,切换电源
    • US07746045B2
    • 2010-06-29
    • US11684017
    • 2007-03-09
    • William Todd HarrisonXuening Li
    • William Todd HarrisonXuening Li
    • G05F1/40
    • H02J1/10
    • A multi-phase power system including a plurality of Pulse Width Modulation (PWM) controllers is provided, including a first PWM controller and at least one second PWM controller. The first PWM controller is configured to generate at least one first output signal based on a first clock signal, and to insert at least one synchronizing pulse into the first clock signal, the synchronizing pulse having a predetermined characteristic differing from pulses of the first clock signal, and to provide the first clock signal including the synchronizing pulse to the second PWM controller. The second PWM controller is configured to generate at least one second output signal based on the first clock signal, and to synchronize the generation of the first and second output signals using the synchronizing pulse within the first clock signal, thereby maintaining a predetermined phase relationship between the first and second output signals. The synchronizing pulse may be, for example, a skinny pulse or a pulse having a magnitude larger than the pulses of the first clock signal.
    • 提供了包括多个脉宽调制(PWM)控制器的多相电力系统,包括第一PWM控制器和至少一个第二PWM控制器。 第一PWM控制器被配置为基于第一时钟信号产生至少一个第一输出信号,并且将至少一个同步脉冲插入到第一时钟信号中,该同步脉冲具有与第一时钟信号的脉冲不同的预定特性 并且向第二PWM控制器提供包括同步脉冲的第一时钟信号。 第二PWM控制器被配置为基于第一时钟信号产生至少一个第二输出信号,并且使用第一时钟信号内的同步脉冲同步第一和第二输出信号的产生,从而保持第一时钟信号之间的预定相位关系 第一和第二输出信号。 同步脉冲可以是例如瘦的脉冲或具有大于第一时钟信号的脉冲的幅度的脉冲。
    • 5. 发明授权
    • Double-edge, stackable PWM with built-in feedforward
    • 双边,可堆叠的PWM,内置前馈
    • US07332898B1
    • 2008-02-19
    • US11695181
    • 2007-04-02
    • William Todd HarrisonXuening LiStefan W WiktorLarry Joe Wofford
    • William Todd HarrisonXuening LiStefan W WiktorLarry Joe Wofford
    • G05F1/40
    • H02M1/084H02M2001/0022
    • A method and apparatus for use in a multi-phase power system. The power system is of the type having a plurality of Pulse Width Modulation (PWM) controllers including a first PWM controller and at least one second PWM controller. The first PWM controller generates at least one first PWM output signal based on a cyclic signal having a cyclically recurring parameter, and provides the cyclic signal including the cyclically recurring parameter to the second PWM controller. The second PWM controller generates at least one second PWM output signal based on the cyclic signal, and synchronizes the generation of the first and second output signals using the cyclically recurring parameter within the cyclic signal, thereby maintaining a predetermined phase relationship between the first and second output signals. The second PWM controller generates a cyclic, triangular RAMP waveform signal having a series of periods, the RAMP waveform having in each period a signal rising portion and a signal falling portion, and compares the RAMP waveform against an error signal to generate the second PWM signal, the RAMP waveform rising portion and falling portion being generated by charging and discharging, respectively, a capacitor. A feedforward path is provided by setting a charging current for the capacitor that is proportional to an input voltage.
    • 一种用于多相电力系统的方法和装置。 电力系统是具有多个脉冲宽度调制(PWM)控制器的类型,包括第一PWM控制器和至少一个第二PWM控制器。 第一PWM控制器基于具有周期性循环参数的循环信号产生至少一个第一PWM输出信号,并且将包括循环周期参数的循环信号提供给第二PWM控制器。 第二PWM控制器基于循环信号产生至少一个第二PWM输出信号,并且使用循环信号内的循环循环参数来同步第一和第二输出信号的产生,由此保持第一和第二输出信号之间的预定相位关系 输出信号。 第二PWM控制器产生具有一系列周期的循环三角形RAMP波形信号,RAMP波形在每个周期中具有信号上升部分和信号下降部分,并且将RAMP波形与误差信号进行比较,以产生第二PWM信号 分别通过充电和放电产生RAMP波形上升部分和下降部分的电容器。 通过设置与输入电压成比例的电容器的充电电流来提供前馈路径。
    • 6. 发明授权
    • Synchronization of multiphase synthetic ripple voltage regulator
    • 多相合成波纹电压调节器的同步
    • US07019502B2
    • 2006-03-28
    • US10853022
    • 2004-05-25
    • Michael M. WaltersXuening LiThomas A. Jochum
    • Michael M. WaltersXuening LiThomas A. Jochum
    • G05F1/40
    • H02J1/102H02M3/156H02M3/1584
    • A multiphase synthetic ripple voltage generator for a multiphase DC-DC regulator including a master clock circuit that generates a master clock signal, sequence logic and a ripple regulator for each phase. The DC-DC regulator includes multiple switching circuits, each responsive to a corresponding PWM signal to switch input voltages via a phase node through an output inductor to develop an output voltage. The sequence logic sets each PWM signal in sequential order based on the master clock signal. Each ripple generator includes a transconductance amplifier, a ripple capacitor and a comparator. The transconductance amplifier has an input coupled to a corresponding output inductor and an output coupled to a corresponding ripple capacitor. The comparator has a first input coupled to the ripple capacitor, a second input receiving an error voltage, and an output coupled to the sequence logic for resetting a corresponding PWM signal.
    • 一种用于多相DC-DC调节器的多相合成波纹电压发生器,包括主时钟电路,其产生主时钟信号,序列逻辑和每相的纹波调节器。 DC-DC调节器包括多个开关电路,每个开关电路响应于相应的PWM信号,以经由相位节点通过输出电感器切换输入电压以产生输出电压。 序列逻辑基于主时钟信号按顺序设置每个PWM信号。 每个纹波发生器包括跨导放大器,纹波电容器和比较器。 跨导放大器具有耦合到对应的输出电感器的输入端和耦合到相应波纹电容器的输出端。 比较器具有耦合到纹波电容器的第一输入端,接收误差电压的第二输入端和耦合到序列逻辑的输出,用于复位对应的PWM信号。
    • 7. 发明授权
    • Modified Brokaw cell-based circuit for generating output current that varies linearly with temperature
    • 用于产生随温度线性变化的输出电流的改进的Brokaw电池电路
    • US06836160B2
    • 2004-12-28
    • US10299376
    • 2002-11-19
    • Xuening Li
    • Xuening Li
    • G05F330
    • G05F3/265
    • A modified Brokaw cell-based circuit produces a current which varies linearly with temperature. The collector-emitter current flow path of a diode-connected transistor is connected in series with the PTAT current produced by a control transistor. The base of the control transistor receives a control voltage whose value defines a limited range of variation of output current with temperature. The output transistor is coupled to an input port of a current mirror, which mirrors the linear collector current from the output transistor. The current through the output transistor is controlled by a composite of a CTAT base-emitter voltage of the diode-connected transistor and a PTAT voltage across a resistor, so that the output transistor produces an output current having a linear temperature coefficient.
    • 改进的Brokaw电池电路产生随温度线性变化的电流。 二极管连接的晶体管的集电极 - 发射极电流流路与由控制晶体管产生的PTAT电流串联。 控制晶体管的基极接收其值定义输出电流随温度变化的有限范围的控制电压。 输出晶体管耦合到电流镜的输入端口,其反射来自输出晶体管的线性集电极电流。 通过输出晶体管的电流由二极管连接的晶体管的CTAT基极 - 发射极电压与电阻之间的PTAT电压的复合控制,使得输出晶体管产生具有线性温度系数的输出电流。
    • 9. 发明授权
    • Systems and methods of ripple reduction in a DC/DC converter
    • DC / DC转换器中纹波降低的系统和方法
    • US08269570B2
    • 2012-09-18
    • US12849799
    • 2010-08-03
    • Xuening LiHal ChenWeidong ZhuWenkai Wu
    • Xuening LiHal ChenWeidong ZhuWenkai Wu
    • H03K7/08G05F1/62G05F1/00
    • H03K5/1252
    • Systems and devices for ripple reduction in a DC/DC converter are presented. The disclosed systems and methods enable ripple reduction in discontinuous conduction mode (DCM) operation. In DCM, the inductor current peak to peak ripple may be reduced based on the load current. To achieve the reduction of the inductor peak to peak current ripple, a digital counter is used to count the time between consecutive PWM pulses. The digital output of the counter is used to control the pulse width modulation. As the digital output of the counter increases, the PWM on-time decreases. Since the PWM pulse is demanded by the load in DCM mode, the peak to peak inductor ripple is modulated by the counter, or, in turn, modulated by the load current.
    • 介绍了DC / DC转换器中纹波降低的系统和器件。 所公开的系统和方法使得不连续导通模式(DCM)操作中的纹波降低。 在DCM中,电感电流峰峰值纹波可能会根据负载电流而减小。 为了实现电感峰值电流纹波的降低,使用数字计数器对连续PWM脉冲之间的时间进行计数。 计数器的数字输出用于控制脉宽调制。 随着计数器的数字输出增加,PWM导通时间减少。 由于PWM模式下的负载要求PWM脉冲,所以峰值电感纹波由计数器调制,或由负载电流调制。