专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09046915B2 Circuit and method for initializing a computer system 有权
标题翻译：用于初始化计算机系统的电路和方法
公开(公告)号：US09046915B2
公开(公告)日：2015-06-02
申请号：US13405957
申请日：2012-02-27
申请人： Xiao Gang Zheng , Ming L. So
发明人： Xiao Gang Zheng , Ming L. So
IPC分类号： G06F12/00 , G06F3/00 , G06F13/36 , G06F9/445 , G06F9/44
CPC分类号： G06F3/00 , G06F8/654 , G06F9/4411 , G06F9/445 , G06F13/36
摘要： A circuit for use in a computing system including a bus interface unit and an autoload controller. The autoload controller has an input to receive an initialization signal. In response to receiving the initialization signal, the autoload controller searches for a signature using the bus interface unit and, in response to finding the signature at a signature address, loads a plurality of base addresses corresponding to a plurality of controllers from memory locations having a predetermined relationship to the address, and provides the plurality of base addresses to a control output thereof.
摘要翻译：一种用于包括总线接口单元和自动加载控制器的计算系统的电路。自动加载控制器具有接收初始化信号的输入。响应于接收到初始化信号，自动加载控制器使用总线接口单元搜索签名，并且响应于在签名地址处找到签名，从具有多个控制器的存储器位置加载与多个控制器相对应的多个基地址与地址的预定关系，并将多个基地址提供给其控制输出。

2. 发明授权

US08793423B2 Servicing interrupt requests in a computer system 有权
标题翻译：在计算机系统中维护中断请求
公开(公告)号：US08793423B2
公开(公告)日：2014-07-29
申请号：US13432178
申请日：2012-03-28
申请人： Xiao Gang Zheng
发明人： Xiao Gang Zheng
IPC分类号： G06F13/24 , G06F13/32 , G06F13/26
CPC分类号： G06F13/26
摘要： Methods and apparatuses are provided for servicing an interrupt in a computer system. The method includes a device driver receiving an interrupt request. The device driver is responsive to the interrupt request to store interrupt data in a portion of the memory. The interrupt data includes identification of at least one processor of the plurality of processors capable of servicing the interrupt request; priority of the interrupt request; a thread context; and an address for instructions to service the interrupt request. The device driver then instructs the peripheral device to issue a memory write to the plurality of processors so that each may determine if it can use the thread context and the instructions to service the interrupt. A computer system is provided with the hardware needed to perform the method.
摘要翻译：提供了用于维护计算机系统中的中断的方法和装置。该方法包括接收中断请求的设备驱动程序。设备驱动程序响应中断请求以将中断数据存储在存储器的一部分中。所述中断数据包括能够服务于所述中断请求的所述多个处理器中的至少一个处理器的识别; 中断请求的优先级; 线程上下文; 以及服务中断请求的指令地址。然后，设备驱动程序指示外围设备向多个处理器发出存储器写入，使得每个处理器可以确定它是否可以使用线程上下文和指令来服务中断。计算机系统具有执行该方法所需的硬件。

3. 发明申请

US20130227196A1 CIRCUIT AND METHOD FOR INITIALIZING A COMPUTER SYSTEM 有权
标题翻译：用于初始化计算机系统的电路和方法
公开(公告)号：US20130227196A1
公开(公告)日：2013-08-29
申请号：US13405957
申请日：2012-02-27
申请人： Xiao Gang Zheng , Ming L. So
发明人： Xiao Gang Zheng , Ming L. So
IPC分类号： G06F12/00 , G06F3/00 , G06F13/36
CPC分类号： G06F3/00 , G06F8/654 , G06F9/4411 , G06F9/445 , G06F13/36
摘要： A circuit for use in a computing system including and a bus interface unit and an autoload controller. The autoload controller has an input to receive an initialization signal. In response to receiving the initialization signal, autoload controller searches for a signature using the bus interface unit and, in response to finding the signature at a signature address, loads a plurality of base addresses corresponding to a plurality of controllers from memory locations having a predetermined relationship to the address, and provides the plurality of base addresses to a control output thereof.
摘要翻译：一种用于计算系统的电路，包括总线接口单元和自动加载控制器。自动加载控制器具有接收初始化信号的输入。响应于接收到初始化信号，自动加载控制器使用总线接口单元搜索签名，并且响应于在签名地址处找到签名，从具有预定的存储位置的存储器位置加载与多个控制器相对应的多个基地址与地址的关系，并将多个基地址提供给其控制输出。

4. 发明申请

US20100287394A1 NORTH-BRIDGE TO SOUTH-BRIDGE PROTOCOL FOR PLACING PROCESSOR IN LOW POWER STATE 有权
标题翻译： “南桥”至“南桥”配置处理器在低功率状态
公开(公告)号：US20100287394A1
公开(公告)日：2010-11-11
申请号：US12436439
申请日：2009-05-06
申请人： Alexander Branover , Maurice B. Steinman , Ming L. So , Xiao Gang Zheng
发明人： Alexander Branover , Maurice B. Steinman , Ming L. So , Xiao Gang Zheng
IPC分类号： G06F1/32 , G06F1/26
CPC分类号： G06F1/3234 , G06F1/3203 , G06F1/3253 , Y02D10/151
摘要： A processor integrated circuit has one or more processor cores and a power management controller in a North-Bridge that generates a first power state recommendation for the one or more processor cores. The North-Bridge also receives a second power state recommendation from a South-Bridge integrated circuit. The North-Bridge determines a final power state for the one or more processor cores based on the first and second power state recommendations.
摘要翻译：处理器集成电路具有一个或多个处理器核心和北桥中的功率管理控制器，其为一个或多个处理器核心生成第一功率状态推荐。北桥还从南桥集成电路获得了第二个功率状态建议。北桥基于第一和第二功率状态建议确定一个或多个处理器核的最终功率状态。

5. 发明申请

US20130262726A1 TASK BASED MESSAGE SIGNALED INTERRUPT 有权
标题翻译：基于任务的消息信号中断
公开(公告)号：US20130262726A1
公开(公告)日：2013-10-03
申请号：US13432178
申请日：2012-03-28
申请人： Xiao Gang Zheng
发明人： Xiao Gang Zheng
IPC分类号： G06F13/26
CPC分类号： G06F13/26
摘要： Methods and apparatuses are provided for servicing an interrupt in a computer system. The method includes a device driver receiving an interrupt request. The device driver is responsive to the interrupt request to store interrupt data in a portion of the memory. The interrupt data includes identification of at least one processor of the plurality of processors capable of servicing the interrupt request; priority of the interrupt request; a thread context; and an address for instructions to service the interrupt request. The device driver then instructs the peripheral device to issue a memory write to the plurality of processors so that each may determine if it can use the thread context and the instructions to service the interrupt. A computer system is provided with the hardware needed to perform the method.
摘要翻译：提供了用于维护计算机系统中的中断的方法和装置。该方法包括接收中断请求的设备驱动程序。设备驱动程序响应中断请求以将中断数据存储在存储器的一部分中。所述中断数据包括能够服务于所述中断请求的所述多个处理器中的至少一个处理器的识别; 中断请求的优先级; 线程上下文; 以及服务中断请求的指令地址。然后，设备驱动程序指示外围设备向多个处理器发出存储器写入，使得每个处理器可以确定它是否可以使用线程上下文和指令来服务中断。计算机系统具有执行该方法所需的硬件。

6. 发明授权

US08566628B2 North-bridge to south-bridge protocol for placing processor in low power state 有权
标题翻译：用于将处理器置于低功率状态的北桥南桥协议
公开(公告)号：US08566628B2
公开(公告)日：2013-10-22
申请号：US12436439
申请日：2009-05-06
申请人： Alexander Branover , Maurice B. Steinman , Ming L. So , Xiao Gang Zheng
发明人： Alexander Branover , Maurice B. Steinman , Ming L. So , Xiao Gang Zheng
IPC分类号： G06F1/32
CPC分类号： G06F1/3234 , G06F1/3203 , G06F1/3253 , Y02D10/151
摘要： A processor integrated circuit has one or more processor cores and a power management controller in a North-Bridge that generates a first power state recommendation for the one or more processor cores. The North-Bridge also receives a second power state recommendation from a South-Bridge integrated circuit. The North-Bridge determines a final power state for the one or more processor cores based on the first and second power state recommendations.
摘要翻译：处理器集成电路具有一个或多个处理器核心和北桥中的功率管理控制器，其为一个或多个处理器核心生成第一功率状态推荐。北桥还从南桥集成电路获得了第二个功率状态建议。北桥基于第一和第二功率状态建议确定一个或多个处理器核的最终功率状态。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式